IP Library Granted Patent US 9,461,183
Granted Patent B2
US 9,461,183 · App. 14/499,654 · Granted Oct 4, 2016

Diode having a reduced surface field effect trench structure and method of manufacturing a diode having a reduced surface field effect trench structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,461,183
App. No.
14/499,654
Granted
Oct 4, 2016
Kind
B2
Abstract

A diode comprising a reduced surface field effect trench structure, the reduced surface field effect trench structure comprising at least two trenches formed in a substrate and separated from one another by a joining region of the substrate, the joining region comprising an electrical contact and a layer of p-doped semiconductor material.

Claims (21)

1. A diode comprising a reduced surface field effect trench structure, the reduced surface field effect trench structure comprising at least two trenches formed in a substrate and separated from one another by a joining region of the substrate, the joining region comprising an electrical contact and a layer of p-doped silicon germanium with a monocrystalline structure, wherein the at least two trenches are covered by a layer of p-doped silicon germanium with a polycrystalline structure, wherein the substrate comprises monocrystalline silicon and each trench comprises polycrystalline silicon separated from the monocrystalline silicon by a layer of silicon oxide, wherein the silicon oxide extends above upper surfaces of the monocrystalline silicon and the polycrystalline silicon, and wherein the silicon oxide has a top end with an angled top surface that extends above an upper surface of the layer of p-doped silicon germanium with the monocrystalline structure and extends below an upper surface of the layer of p-doped silicon germanium with the polycrystalline structure.

2. The diode of claim 1 , wherein the joining region further comprises a layer of n-doped semiconductor material.

3. The diode of claim 2 , wherein the layer of p-doped silicon germanium with the monocrystalline structure and the layer of n-doped semiconductor material have a combined thickness of no more than 40 nm.

4. The diode of claim 1 , wherein the layer of silicon germanium with the monocrystalline structure comprises one or more of p-doped silicon germanium, p-doped silicon, p-doped silicon germanium carbide, and p-doped silicon carbide.

5. The diode of claim 2 , wherein the layer of n-doped semiconductor material comprises n-doped silicon germanium.

6. The diode of claim 1 , wherein the electrical contact comprises one or more of a metal, an alloy, and a silicide.

7. The diode of claim 1 , wherein each trench comprises a guard collar termination region at the edge of the trench.

8. A method of making a reduced surface field effect trench structure for a diode, the method comprising:

forming at least two trenches in a substrate separated from one another by a joining region of the substrate; and

forming an electrical contact and a layer of p-doped silicon germanium with a monocrystalline structure at the joining region, wherein the at least two trenches are covered by a layer of p-doped silicon germanium with a polycrystalline structure, wherein the substrate comprises monocrystalline silicon and each trench comprises polycrystalline silicon separated from the monocrystalline silicon by a layer of silicon oxide, wherein the silicon oxide extends above upper surfaces of the monocrystalline silicon and the polycrystalline silicon, and wherein the silicon oxide has a top end with an angled top surface that extends above an upper surface of the layer of p-doped silicon germanium with the monocrystalline structure and extends below an upper surface of the layer of p-doped silicon germanium with the polycrystalline structure.

9. The method of claim 8 , wherein the method comprises forming the layer of p-doped silicon germanium with a monocrystalline structure before forming the at least two trenches and electrical contact.

10. The method of claim 8 , wherein forming the electrical contact comprises:

forming a layer of silicon on top of the layer of p-doped silicon germanium with a monocrystalline structure;

depositing a layer of metal on top of the layer of silicon; and

annealing the metal and silicon layers to form a monosilicide.

11. The method of claim 10 , wherein forming the electrical contact comprises one or both of:

etching any unreacted metal after forming the monosilicide; and

annealing the monosilicide to form a disilicide.

12. A computer-readable storage medium containing a computer program comprising computer code, herein execution of the computer code by one or more processors causes the one or more processors to perform one or more method steps of claim 8 .

13. The diode of claim 1 , wherein the layer of silicon germanium with the monocrystalline structure comprises one or more of p-doped silicon, p-doped silicon germanium carbide, and p-doped silicon carbide.

14. The diode of claim 1 , wherein the electrical contact comprises one of an alloy and a silicide.

Assignments (12)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 13, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 048328/0964 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2016
From: NXP B.V.
To: NEXPERIA B.V.
Reel/Frame 039610/0734 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2014
From: BOETTCHER, TIM; FISCHER, JAN
To: NXP, B.V.
Reel/Frame 033838/0906 →