IP Library Granted Patent US 9,330,907
Granted Patent B2
US 9,330,907 · App. 14/512,158 · Granted May 3, 2016

Material quality, suspended material structures on lattice-mismatched substrates

Inventors: Robert Chen (Mountain View, CA); James S. Harris, Jr. (Stanford, CA); Suyog Gupta (White Plains, NY)
Assignee: The Board of Trustees of the Leland Stanford Junior University
H01L21/02535B81C1/00111B81C1/00571B82Y10/00B82Y40/00H01L21/0262H01L21/02532H01L21/3065H01L29/0665H01L29/161H01S5/3427B81C2201/014H01L21/0245H01L21/02381H01L21/02452H01L21/02507H01L29/0676H01S5/1075
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,330,907
App. No.
14/512,158
Granted
May 3, 2016
Kind
B2
Abstract

Suspended structures are provided using selective etch technology. Such structures can be protected on all sides when the selective undercut etch is performed, thereby providing excellent control of feature geometry combined with superior material quality.

Claims (16)

1. A method for selectively etching a semiconductor structure, the method comprising:

providing a first region having a GeSn composition;

providing a second region having a Ge composition; and

selectively etching the second region while not etching the first region by exposing both regions to a fluorine-based isotropic dry etch;

wherein the fluorine-based isotropic dry etch uses CF 4 as an etchant.

2. The method of claim 1 , wherein the first region comprises Ge 0.92 Sn 0.08 .

3. A method of forming a suspended semiconductor structure, the method comprising:

providing a silicon substrate;

depositing a Ge buffer for lattice matching on the silicon substrate;

depositing a GeSn etch stop layer on the buffer;

depositing one or more device layers having a composition of Ge, SnGe, or SiSnGe on the etch stop layer;

selectively etching the buffer while not etching the etch stop layer by exposure to a CF 4 -based isotropic dry etch, whereby the device layers are at least partially suspended.

4. The method of claim 3 , further comprising:

forming features in the one or more device layers; and

protecting top and side surfaces of the features prior to selectively etching the buffer;

whereby 3-D protection of the features is provided during the exposure to the CF 4 -based isotropic dry etch.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2014
From: CHEN, ROBERT; HARRIS JR., JAMES S.; GUPTA, SUYOG
To: THE BOARD OF TRUSTEES OF THE LELAND STANFORD JUNIOR UNIVERSITY
Reel/Frame 033933/0012 →
Continuity (2)
Provisional Application 61889379 · Oct 10, 2013
Related Publication 20150102465A1 · Apr 16, 2015