IP Library Granted Patent US 9,293,433
Granted Patent B2
US 9,293,433 · App. 14/535,535 · Granted Mar 22, 2016

Intermetallic compound layer on a pillar between a chip and substrate

Inventor: Yoshihiro Machida (Nagano, JP)
Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.
H01L24/16H01L23/4822H01L24/11H01L24/13H01L24/33H01L24/81H01L23/49816H01L23/564H01L24/05H01L2224/0401H01L2224/05124H01L2224/05666H01L2224/119H01L2224/1182H01L2224/1184H01L2224/11822H01L2224/13014H01L2224/13016H01L2224/13017H01L2224/13019H01L2224/13021H01L2224/13023H01L2224/13082H01L2224/13083H01L2224/13111H01L2224/13147H01L2224/13155H01L2224/13564H01L2224/13565H01L2224/13687H01L2224/13694H01L2224/1601H01L2224/16058H01L2224/16059H01L2224/16237H01L2224/16238H01L2224/16503H01L2224/73204H01L2224/81011H01L2224/81022H01L2224/81024H01L2224/81047H01L2224/8181H01L2224/81193H01L2224/81201H01L2224/81447H01L2224/81815H01L2224/81986H01L2924/15313H01L2924/35121H01L2924/381H01L2924/3841H01R43/0235
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,293,433
App. No.
14/535,535
Granted
Mar 22, 2016
Kind
B2
Abstract

A semiconductor package includes a wiring substrate that includes a first conductive member; a semiconductor chip that is mounted on the wiring substrate and includes a second conductive member, the first conductive member and the second conductive member being positioned to face each other; and a bonding member that bonds and electrically connects the first conductive member and the second conductive member, at least one of the first conductive member and the second conductive member being a pillar-shaped terminal, the bonding member being bonded to an end surface of the pillar-shaped terminal and a portion of a side surface of the pillar-shaped terminal, an intermetallic compound layer being formed at an interface of the bonding member and the pillar-shaped terminal.

Claims (30)

1. A semiconductor package comprising:

a wiring substrate that includes a first conductive member;

a semiconductor chip that is mounted on the wiring substrate and includes a second conductive member,

the first conductive member and the second conductive member being positioned to face each other; and

a bonding member that bonds and electrically connects the first conductive member and the second conductive member,

at least one of the first conductive member and the second conductive member being a pillar-shaped terminal,

the bonding member being bonded to an end surface of the pillar-shaped terminal and a partial portion of a side surface of the pillar-shaped terminal,

an intermetallic compound layer of a first material composing the bonding member and a second material composing the pillar-shaped terminal being formed at an interface of the bonding member and the pillar-shaped terminal at the end surface of the pillar-shaped terminal and the partial portion of the side surface of the pillar-shaped terminal,

wherein the intermetallic compound layer does not cover the entirety of the side surface of the pillar-shaped terminal.

2. The semiconductor package according to claim 1 ,

wherein the first conductive member is a pad and the second conductive member is the pillar-shaped terminal, and

wherein the bonding member bonds an end surface of the pillar-shaped terminal at a pad side, a partial portion of a side surface of the pillar-shaped terminal, and an end surface of the pad at a pillar-shaped terminal side.

3. The semiconductor package according to claim 2 ,

wherein the intermetallic compound layer is formed at the entirety of the interface of the bonding member and the pillar-shaped terminal.

4. The semiconductor package according to claim 1 , further comprising:

an oxide film formed at another partial portion of the side surface of the pillar-shaped terminal at which the bonding member is not bonded.

5. The semiconductor package according to claim 1 ,

wherein the pillar-shaped terminal is made of copper or copper alloy,

wherein the bonding member includes tin, and

wherein the intermetallic compound layer is made of an intermetallic compound of copper and tin.

6. The semiconductor package according to claim 1 ,

wherein the first conductive member is a first pillar-shaped terminal and the second conductive member is a second pillar-shaped terminal,

wherein the bonding member bonds an end surface of the first pillar-shaped terminal at a second pillar-shaped terminal side, an end surface of the second pillar-shaped terminal at a first pillar-shaped terminal side, and at least one of a partial portion of a side surface of the first pillar-shaped terminal and a partial portion of a side surface of the second pillar-shaped terminal, and

wherein intermetallic compound layers are formed at an interface of the bonding member and the first pillar-shaped terminal and an interface of the bonding member and the second pillar-shaped terminal, respectively.

7. The semiconductor package according to claim 6 ,

wherein the intermetallic compound layer is formed at the entirety of the interface of the bonding member and the pillar-shaped terminal.

8. The semiconductor package according to claim 1 ,

wherein the intermetallic compound layer is formed at the entirety of the interface of the bonding member and the pillar-shaped terminal.

9. The semiconductor package according to claim 1 ,

wherein the intermetallic compound layer includes a first intermetallic compound layer and a second intermetallic compound layer whose composition is different from the composition of the first intermetallic compound layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2014
From: MACHIDA, YOSHIHIRO
To: SHINKO ELECTRIC INDUSTRIES CO., LTD.
Reel/Frame 034126/0502 →
Priority Claims (1)
JP 2013-255414 · Dec 10, 2013 · national
Continuity (1)
Related Publication 20150162292A1 · Jun 11, 2015