IP Library Granted Patent US 9,892,710
Granted Patent B2
US 9,892,710 · App. 14/537,267 · Granted Feb 13, 2018

Data processor

Inventors: Shunpei Yamazaki (Setagaya, JP); Yoshiharu Hirakata (Ebina, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G09G5/003G06F1/1626G06F1/1643G06F1/1652G06F3/147G06F1/1692G06F2203/04102G09G2330/021G09G2340/04G09G2340/0464G09G2340/0492G09G2380/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,892,710
App. No.
14/537,267
Granted
Feb 13, 2018
Kind
B2
Abstract

A novel human interface excellent in operability is provided. Furthermore, a novel data processor excellent in operability is provided. Furthermore, a novel data processor, a novel display device, or the like is provided. An input/output device that receives image data and supplies positional data, and an arithmetic device that supplies the image data and receives the positional data are included. The input/output device includes a first region, a second region, and a bend portion between the first region and the second region. Each of the first region and the second region includes a display portion and a positional data input portion that overlaps the display portion. The arithmetic device includes an arithmetic unit and a storage unit that stores a program to be executed by the arithmetic unit.

Claims (83)

1. A data processor comprising:

an input/output device that comprises a first region, a second region, and a bend portion between the first region and the second region; and

an arithmetic device,

wherein the first region comprises a first display portion and a first positional data input portion,

wherein the second region comprises a second display portion and a second positional data input portion,

wherein each of the first display portion and the second display portion comprises a transistor in which a channel formation region comprises oxide semiconductor,

wherein the first positional data input portion is configured to supply first positional data to the arithmetic device,

wherein the second positional data input portion is configured to supply second positional data to the arithmetic device,

wherein the arithmetic device is configured to supply first image data to the first display portion and second image data to the second display portion,

wherein the arithmetic device comprises an arithmetic unit and a storage unit in which a program to be executed by the arithmetic unit is stored,

wherein the program comprises:

a first step of allowing an interrupt processing;

a second step of selecting a third step when the second positional data is supplied or selecting an fourth step when the second positional data is not supplied;

the third step of generating the first image data based on the second positional data;

the fourth step of returning from the interrupt processing;

a fifth step of displaying the first image data on the first display portion;

a sixth step of selecting a seventh step when a termination instruction is supplied or selecting the fifth step when no termination instruction is supplied; and

the seventh step of terminating the program, and

wherein a driving of the second positional data input portion is stopped during at least the fifth step.

2. The data processor according to claim 1 ,

wherein the termination instruction is supplied from the second positional data input portion.

3. The data processor according to claim 1 ,

wherein the first positional data input portion and the first display portion overlap with each other, and

wherein the second positional data input portion and the second display portion overlap with each other.

4. The data processor according to claim 1 ,

wherein the first display portion and the second display portion are over a flexible substrate.

5. A data processor comprising:

an input/output device that comprises a first region, a second region, and a bend portion between the first region and the second region; and

an arithmetic device,

wherein the first region comprises a first display portion and a first positional data input portion,

wherein the second region comprises a second display portion and a second positional data input portion,

wherein each of the first display portion and the second display portion comprises a transistor in which a channel formation region comprises oxide semiconductor,

wherein the first positional data input portion is configured to supply first positional data to the arithmetic device,

wherein the second positional data input portion is configured to supply second positional data to the arithmetic device,

wherein the arithmetic device is configured to supply first image data to the first display portion and second image data to the second display portion,

wherein the arithmetic device comprises an arithmetic unit and a storage unit in which a program to be executed by the arithmetic unit is stored, and

wherein the program comprises:

a first step of acquiring initial data including status data;

a second step of allowing an interrupt processing;

a third step of acquiring predetermined data;

a fourth step of selecting a fifth step when the status data shows a first status or selecting a sixth step when the status data shows a second status;

the fifth step of generating the first image data based on the predetermined data and displaying the first image data on the first display portion;

the sixth step of generating the second image data based on the predetermined data and displaying the second image data on the second display portion;

a seventh step of selecting an eighth step when a termination instruction is supplied in the interrupt processing or selecting the third step when no termination instruction is supplied in the interrupt processing; and

the eighth step of terminating the program, and

wherein a driving of the second positional data input portion is stopped during at least the fifth step.

6. The data processor according to claim 5 ,

wherein the interrupt processing comprises:

a ninth step of selecting a tenth step when an instruction to set the status data is supplied or selecting an eleventh step when no instruction to set the status data is supplied;

the tenth step of updating the status data based on the supplied instruction; and

the eleventh step of returning from the interrupt processing.

7. The data processor according to claim 5 ,

wherein the first positional data input portion and the first display portion overlap with each other, and

wherein the second positional data input portion and the second display portion overlap with each other.

8. The data processor according to claim 5 ,

wherein the first display portion and the second display portion are over a flexible substrate.

9. A data processor comprising:

an input/output device that comprises a first region, a second region, and a bend portion between the first region and the second region; and

an arithmetic device,

wherein the first region comprises a first display portion and a first positional data input portion,

wherein the second region comprises a second display portion and a second positional data input portion,

wherein each of the first display portion and the second display portion comprises a transistor in which a channel formation region comprises oxide semiconductor,

wherein the first positional data input portion is configured to supply first positional data to the arithmetic device,

wherein the second positional data input portion is configured to supply second positional data to the arithmetic device,

wherein the arithmetic device is configured to supply first image data to the first display portion and second image data to the second display portion,

wherein the arithmetic device comprises an arithmetic unit and a storage unit in which a program to be executed by the arithmetic unit is stored, and

wherein the program comprises:

a first step of allowing an interrupt processing;

a second step of selecting a third step when an instruction is supplied from the second positional data input portion or selecting a fourth step when no instruction is supplied from the second positional data input portion;

the third step of generating the first image data based on the instruction;

the fourth step of returning from the interrupt processing;

a fifth step of displaying the first image data based on the first display portion;

a sixth step of selecting a seventh step when a termination instruction is supplied or selecting the fifth step when no termination instruction is supplied; and

the seventh step of terminating the program, and

wherein a driving of the second positional data input portion is stopped during at least the fifth step when the second region is covered with user's hand.

10. The data processor according to claim 9 ,

wherein

the termination instruction is supplied from the second positional data input portion.

11. The data processor according to claim 9 ,

wherein the first positional data input portion and the first display portion overlap with each other, and

wherein the second positional data input portion and the second display portion overlap with each other.

12. The data processor according to claim 9 ,

wherein the first display portion and the second display portion are over a flexible substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: YAMAZAKI, SHUNPEI; HIRAKATA, YOSHIHARU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 034140/0374 →
Priority Claims (1)
JP 2013-237254 · Nov 15, 2013 · national
Continuity (1)
Related Publication 20150138072A1 · May 21, 2015