IP Library Granted Patent US 9,831,336
Granted Patent B2
US 9,831,336 · App. 14/537,760 · Granted Nov 28, 2017

Process for forming a short channel trench MOSFET and device formed thereby

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,336
App. No.
14/537,760
Granted
Nov 28, 2017
Kind
B2
Abstract

A process for forming a short channel trench MOSFET. The process includes forming a first implant at the bottom of a trench that is formed in the body of the trench MOSFET and forming a second or angled implant that is tilted in its orientation and directed perpendicular to the trench that is formed in the body of the trench MOSFET. The second implant is adjusted so that it does not reach the bottom of the trench. In one embodiment the angled implant is n-type material.

Claims (33)

1. A short-channel trench MOSFET, comprising;

a substrate;

a trench formed in said substrate;

a first implant formed at a bottom of said trench; and

a second implant formed in said substrate that is tilted in orientation and adjusted to not reach said bottom of said trench.

2. The short-channel trench MOSFET of claim 1 wherein said first implant is self-aligned to said trench bottom and defines a channel bottom.

3. The short-channel trench MOSFET of claim 1 wherein said second implant is an anti-pinching implant.

4. The short-channel trench MOSFET of claim 1 wherein said trench has a depth that determines a channel length.

5. The short-channel trench MOSFET of claim 1 wherein said second implant is formed prior to the formation of contact and contact-clamping implants.

6. The short-channel trench MOSFET of claim 1 wherein said second implant is formed at two twist angles.

7. The short-channel trench MOSFET of claim 1 wherein said first implant comprises an n-type dopant.

8. The short-channel trench MOSFET of claim 2 wherein said second implant comprises an n-type dopant.

9. A trench MOSFET, comprising;

a substrate;

a trench formed in said substrate;

a first implant formed at a bottom of said trench; and

a second implant formed in said substrate that is tilted in orientation, having a serpentine shape, and adjusted to not reach said bottom of said trench.

10. The trench MOSFET of claim 9 wherein said first implant is self-aligned to said trench bottom and defines a channel bottom.

11. The trench MOSFET of claim 9 wherein said second implant is an anti-pinching implant.

12. The trench MOSFET of claim 9 wherein said trench has a depth that determines a channel length.

13. The trench MOSFET of claim 9 wherein said second implant is formed prior to the formation of contact and contact-clamping implants.

14. The trench MOSFET of claim 9 wherein said second implant is formed at two twist angles.

15. The trench MOSFET of claim 9 wherein said first implant comprises an n-type dopant.

16. The trench MOSFET of claim 10 wherein said second implant comprises an n-type dopant.

17. A short channel trench MOSFET, comprising;

a substrate;

a trench formed in said substrate;

a first implant formed at a bottom of said trench; and

a second implant formed in said substrate via angled implantation, wherein said second implant has a doping profile reflecting said angled implantation, and adjusted to not reach said bottom of said trench,

wherein said second implant is configured to prevent pinch-off of said short channel.

18. The short channel trench MOSFET of claim 17 , wherein bottom of said trench defines a bottom of the MOSFET channel.

19. The short channel trench MOSFET of claim 17 , wherein said second implant is configured to confine p-type regions formed by a contact implant and a contact-clamping implant such that said contact implant and said contact-clamping implant remain above the bottom of said trench.

20. The short channel trench MOSFET of claim claim 17 , wherein said second implant is configured to be implanted at an angle through a contact window.

Assignments (1)
SECURITY INTEREST Recorded Jun 12, 2019
From: VISHAY DALE ELECTRONICS, INC.; DALE ELECTRONICS, INC.; VISHAY DALE ELECTRONICS, LLC; VISHAY-DALE, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY-SILICONIX, INC.; VISHAY-SILICONIX; VISHAY SPRAGUE, INC.; VISHAY EFI, INC.; SPRAGUE ELECTRIC COMPANY; VISHAY GENERAL SEMICONDUCTOR, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 049440/0876 →