IP Library Granted Patent US 9,290,377
Granted Patent B2
US 9,290,377 · App. 14/554,473 · Granted Mar 22, 2016

Method of stacking a plurality of dies to form a stacked semiconductor device, and stacked semiconductor device

Inventors: Conrad Cachia (Tarxien, MT); Kenneth Fonk (San Gwann, MT)
Assignee: STMicroelectronics (Malta) Ltd
B81B7/0074B81C1/0023B81C3/001H01L21/6836H01L24/06H01L24/27H01L24/29H01L24/73H01L24/83H01L24/92H01L24/97H01L25/0657H01L25/50H01L24/05H01L24/32H01L24/33H01L24/48H01L24/85H01L2221/68331H01L2224/04026H01L2224/04042H01L2224/05624H01L2224/05638H01L2224/05644H01L2224/05647H01L2224/0603H01L2224/27005H01L2224/2732H01L2224/27334H01L2224/27848H01L2224/2919H01L2224/32145H01L2224/32225H01L2224/33181H01L2224/48091H01L2224/48105H01L2224/48229H01L2224/73215H01L2224/73265H01L2224/83191H01L2224/83211H01L2224/83856H01L2224/83862H01L2224/92H01L2224/92147H01L2224/92247H01L2224/97H01L2225/0651H01L2924/10157H01L2924/12042H01L2924/1461H01L2924/15192H01L2924/161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,290,377
App. No.
14/554,473
Granted
Mar 22, 2016
Kind
B2
Abstract

A method of stacking a plurality of first dies to a respective plurality of second dies, each one of the first dies having a surface including a surface coupling region which is substantially flat, each one of the second dies having a respective surface including a respective surface coupling region which is substantially flat, the method comprising the steps of: forming, by means of a screen printing technique, an adhesive layer on the first dies at the respective surface coupling regions; and arranging the surface coupling region of each second die in direct physical contact with a respective adhesive layer of a respective first die among said plurality of first dies.

Claims (23)

1. A method comprising:

stacking a plurality of first dies with a plurality of second dies, respectively, each one of the first dies having a first surface coupling region that is substantially flat, each one of the second dies having a second surface coupling region that is substantially flat, the stacking including:

attaching said plurality of first dies on a support substrate in a spaced apart arrangement with spacings between neighboring first dies;

arranging a screen mask on said plurality of first dies, the screen mask overlapping said first surface coupling regions of the first dies and said spacings between neighboring first dies, the screen mask having a plurality of uniformly distributed apertures,

forming, using a screen printing technique, an adhesive layer at each of the first surface coupling regions of the first dice, by:

dispensing an adhesive paste on the screen mask; and

moving and pressing said adhesive paste on the screen mask causing the adhesive paste to pass through the apertures of the screen mask until the adhesive paste comes in direct contact with the respective first surface coupling regions of the plurality of first dies; and

arranging the second surface coupling region of each second die in direct physical contact with a respective adhesive layer of the plurality of adhesive layers respectively, on said first dies.

2. The method according to claim 1 , wherein at least one of the first dies has a recess proximate the first surface coupling region, wherein arranging the screen mask on said plurality of first dies comprises arranging the screen mask so that the screen mask overlaps said recess.

3. The method according to claim 1 , wherein said screen mask comprises a mesh structure made of stainless steel wires.

4. The method according to claim 1 , wherein the support substrate is an organic substrate configured to form a support base of a package, the method further comprising placing a cap over the support substrate covering and protecting the first and second dies.

5. The method according to claim 1 , wherein each one of the first dies houses an integrated MEMS structure of a motion sensor, and each one of the second dies houses an integrated ASIC circuit.

6. The method according to claim 1 , wherein each one of the second dies has a maximum thickness, measured along a direction orthogonal to said second surface coupling region of the respective second die, in a range between 20-50 μm.

7. The method according to claim 1 , wherein forming, using the screen printing technique, the adhesive layer comprises forming an epoxy-based B-stageable paste layer using the screen printing technique.

8. A method comprising:

placing a screen mask on surfaces of a plurality of semiconductor dies, each of the semiconductor die includes a raised portion and a recessed portion, wherein placing the screen mask on the surfaces comprises placing the screen mask directly on a surface of the raised portion without touching a surface of the recessed portion;

dispensing a paste on the screen mask;

causing the paste to pass through apertures of the screen mask that are located over the raised portion, without causing the paste to pass through apertures of the screen mask that are located over the recessed portion; and

removing the screen mask, wherein a layer of paste remains on the surface of the raised portion of the semiconductor dies when the screen mask is removed.

9. The method according to claim 8 , wherein the paste is an epoxy resin.

10. The method according to claim 8 , wherein causing the paste to pass through the apertures of the screen mask that are located over the raised portion, without causing the paste to pass through apertures of the screen mask that are located over the recessed portion comprises applying pressure that presses the paste though the apertures.

11. The method according to claim 8 , wherein the semiconductor dies are first semiconductor dies, the method further comprising securing second semiconductor dies to the first semiconductor dies, respectively, using the paste.

12. The method according to claim 11 , wherein the first semiconductor dies integrates a MEMS device and the second semiconductor dies integrates an ASIC.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 16, 2022
From: STMICROELECTRONICS (MALTA) LTD
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 061796/0284 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2015
From: CACHIA, CONRAD; FONK, KENNETH
To: STMICROELECTRONICS (MALTA) LTD
Reel/Frame 034663/0961 →
Priority Claims (1)
IT TO2013A0967 · Nov 28, 2013 · national
Continuity (1)
Related Publication 20150145077A1 · May 28, 2015