IP Library Granted Patent US 9,461,119
Granted Patent B2
US 9,461,119 · App. 14/580,064 · Granted Oct 4, 2016

Semiconductor structure with compositionally-graded transition layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,461,119
App. No.
14/580,064
Granted
Oct 4, 2016
Kind
B2
Abstract

The invention provides semiconductor materials including a gallium nitride material layer formed on a silicon substrate and methods to form the semiconductor materials. The semiconductor materials include a transition layer formed between the silicon substrate and the gallium nitride material layer. The transition layer is compositionally-graded to lower stresses in the gallium nitride material layer which can result from differences in thermal expansion rates between the gallium nitride material and the substrate. The lowering of stresses in the gallium nitride material layer reduces the tendency of cracks to form. Thus, the invention enables the production of semiconductor materials including gallium nitride material layers having few or no cracks. The semiconductor materials may be used in a number of microelectronic and optical applications.

Claims (24)

1. A semiconductor structure formed by a method comprising:

forming a compositionally-graded transition layer over a substrate;

forming a gallium nitride material layer over the transition layer;

wherein a composition of said transition layer at a top surface thereof substantially matches a composition of said gallium nitride material layer at a bottom surface thereof.

2. The semiconductor structure of claim 1 , wherein the composition of the transition layer is graded continuously across the thickness of the layer.

3. The semiconductor structure of claim 1 , wherein the transition layer comprises an alloy of gallium nitride selected from the group consisting of Al X In Y Ga (1-X-Y) N, In Y Ga (1-Y) N, and Al x Ga (1-X) N.

4. The semiconductor structure of claim 1 , wherein the concentration of gallium in the transition layer is graded.

5. The semiconductor structure of claim 3 , wherein the value of x decreases in a direction away from the substrate.

6. The semiconductor structure of claim 1 , wherein the transition layer comprises Al X Ga (1-X) N.

7. The semiconductor structure of claim 1 , wherein the transition layer comprises a superlattice including a series of alternating Al X In Y Ga (1-X-Y) N/Al A In B Ga (1-A-B) N layers.

8. The semiconductor structure of claim 1 , wherein the gallium nitride material layer comprises Al X In Y Ga (1-X-Y) N.

9. The semiconductor structure of claim 1 , wherein the gallium nitride material layer has a crack level of less than 0.005 μm/μm 2 .

10. The semiconductor structure of claim 1 , wherein the gallium nitride material layer has a crack level of less than 0.001 μm/μm 2 .

11. The semiconductor structure of claim 1 , wherein the gallium nitride material layer is substantially free of cracks.

12. The semiconductor structure of claim 1 , wherein the gallium nitride material layer is monocrystalline.

13. A semiconductor structure comprising:

a substrate;

an intermediate layer comprising first and second aluminum nitride layers formed above said substrate, at least one of said first and second aluminum nitride layers being substantially free of gallium;

a transition layer including at least one compositionally-graded layer;

a gallium nitride layer formed over said transition layer.

14. The semiconductor structure of claim 13 wherein said first aluminum nitride layer is formed at a first temperature, and said second aluminum nitride layer is formed at a second temperature different from said first temperature.

15. The semiconductor structure of claim 13 wherein said substrate comprises a silicon-on-insulator (SOI) substrate.

16. The semiconductor structure of claim 13 wherein said substrate comprises a silicon-on-sapphire (SOS) substrate.

17. The semiconductor structure of claim 13 wherein said substrate comprises a SIMOX substrate.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2019
From: INFINEON TECHNOLOGIES AMERICAS CORP.
To: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 047907/0629 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2018
From: NITRONEX CORPORATION
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 047836/0166 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CHANGE RECEIVING PARTY NAME PREVIOUSLY RECORDED AT REEL: 34572 FRAME: 362. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 17, 2018
From: WEEKS, T. WARREN, JR.; PINER, EDWIN L.; GEHRKE, THOMAS; LINTHICUM, KEVIN J.
To: NITRONEX CORPORATION
Reel/Frame 047929/0384 →
CONFIDENTIAL EXCLUSIVE LICENSE AND IP PURCHASE AGREEMENTS THAT RESTRICT PATENT ASSIGNMENT BY CURRENT OWNER (ONLY NON-CONFIDENTIAL, PUBLIC MATERIALS SUMMARIZING AGREEMENTS AND LITIGATION DISPUTES RELATING TO THE SAME ATTACHED) Recorded Nov 3, 2017
From: INTERNATIONAL RECTIFIER CORPORATION
To: NITRONEX LLC; MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 044532/0627 →
MERGER AND CHANGE OF NAME Recorded Apr 13, 2016
From: INFINEON TECHNOLOGIES NORTH AMERICA CORP.; INTERNATIONAL RECTIFIER CORPORATION; INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038463/0859 →
MERGER AND CHANGE OF NAME Recorded Mar 22, 2016
From: INTERNATIONAL RECTIFIER CORPORATION; INFINEON TECHNOLOGIES AMERICAS CORP.
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038066/0076 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2014
From: WEEKS, T. WARREN, JR.; PINER, EDWIN L.; GEHRKE, THOMAS; LINTHICUM, KEVIN J.
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 034572/0362 →