IP Library Granted Patent US 9,647,329
Granted Patent B2
US 9,647,329 · App. 14/585,724 · Granted May 9, 2017

Encapsulated molded package with embedded antenna for high data rate communication using a dielectric waveguide

Inventors: Juan Alejandro Herbsommer (Allen, TX); Matthew David Romig (Richardson, TX)
Assignee: TEXAS INSTRUMENTS INCORPORATED
H01Q1/40H01L21/561H01L21/78H01L23/495H01L23/49517H01L23/66H01L24/49H01L24/85H01L24/97H01Q19/108H01L23/3121H01L24/48H01L24/73H01L2223/6611H01L2223/6627H01L2223/6655H01L2223/6677H01L2224/04042H01L2224/05553H01L2224/05599H01L2224/16245H01L2224/16265H01L2224/32245H01L2224/45014H01L2224/45565H01L2224/48091H01L2224/48106H01L2224/48247H01L2224/49171H01L2224/73253H01L2224/73265H01L2224/85399H01L2224/97H01L2924/00014H01L2924/14H01L2924/1421H01L2924/15311H01L2924/181H01L2924/30111
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,647,329
App. No.
14/585,724
Granted
May 9, 2017
Kind
B2
Abstract

An encapsulated integrated circuit has transceiver circuitry operable to produce and/or receive a radio frequency (RF) signal, wherein bond pads on the IC die are coupled to the transceiver input/output (IO) circuitry. An antenna structure is coupled to the IO circuitry via the bond pads. Mold material encapsulates the IC die and the antenna structure, wherein the antenna structure is positioned so as to be approximately in alignment with a core of a dielectric waveguide positioned adjacent the encapsulated IC.

Claims (30)

1. An electronics system comprising an encapsulated integrated circuit, the encapsulated integrated circuit comprising:

a lead frame;

an integrated circuit (IC) chip mounted on the lead frame, the IC chip having transceiver circuitry operable to produce and/or receive a radio frequency (RF) signal, wherein bond pads on the IC chip are coupled to the transceiver input/output (IO) circuitry;

an antenna structure coupled to the IO circuitry via the bond pads; and

mold material encapsulating the IC chip and the antenna structure, wherein the antenna structure is positioned so as to be adjacent an interface edge of the encapsulated IC chip;

wherein the antenna structure comprises a radiating element on one surface of a substrate and a reflector element on an opposite surface of the substrate.

2. The encapsulated IC of claim 1 , wherein the antenna structure is mounted parallel to and in close proximity to the interface edge of the encapsulated IC package.

3. The encapsulated IC of claim 1 , wherein the antenna structure is mounted perpendicular to and in close proximity or exposed to the interface edge of the encapsulated IC package.

4. The encapsulated IC of claim 3 , wherein one end of the antenna structure is coupled to and supported by bond pads on the IC and the other end of the antenna structure is supported only by the mold material.

5. The encapsulated IC of claim 3 , wherein one end of the antenna structure is coupled to and supported by bond pads on the lead frame and the other end of the antenna structure is supported only by the mold material.

6. An electronics system comprising an encapsulated integrated circuit, the encapsulated integrated circuit comprising:

a lead frame;

an integrated circuit (IC) chip mounted on the lead frame, the IC chip having transceiver circuitry operable to produce and/or receive a radio frequency (RF) signal, wherein bond pads on the IC chip are coupled to the transceiver input/output (IO) circuitry;

an antenna structure coupled to the IO circuitry via the bond pads; and

mold material encapsulating the IC chip and the antenna structure, wherein the antenna structure is positioned so as to be adjacent an interface edge of the encapsulated IC chip;

a substrate having a top surface, wherein the encapsulated IC is mounted on the top surface of the substrate; and

a dielectric waveguide (DWG) formed on the top surface of the substrate with an end of the DWG adjacent to the interface edge of the encapsulate IC;

wherein the DWG has a second antenna structure embedded in the end of the DWG.

7. A method for fabricating an integrated circuit, the method comprising:

forming a lead frame strip;

mounting a plurality of integrated circuit (IC) chips on the lead frame, wherein the plurality of IC chips are arranged as pairs such that one IC chip in each pair is rotated 180 degrees with respect to an adjacent IC chip in the pair;

coupling an antenna structure between each pair of IC chips;

encapsulating the lead frame strip, plurality of IC chips, and antenna structures with a molding compound; and

singulating the encapsulated lead frame strip to form a plurality of encapsulated IC chips, such that each antenna structure is cut in half at an interface edge of the plurality of encapsulated ICs.

8. The method of claim 7 , further comprising selecting the molding compound to have a dielectric value that is within a range of 15-60.

9. The method of claim 7 , wherein the antenna structure is one or more bond wires, and wherein coupling the antenna structure between each pair of IC chips comprises attaching one end of the bond wire to a bond pad on one of the pair of ICs, and attaching an opposite end of the bond wire to a bond pad on the other one of the pair of ICs.

10. The method of claim 7 , wherein the antenna structure is a substrate, and wherein coupling the antenna structure between each pair of IC chips comprises coupling one end of the substrate to a bond pad on one of the pair of ICs, and coupling an opposite end of the substrate to a bond pad on the other one of the pair of ICs.

11. The method of claim 7 , further comprising:

mounting at least one of the encapsulated ICs on a surface of substrate; and

forming a dielectric waveguide (DWG) on the surface of the substrate using an additive process, wherein an antenna is formed by the additive process in an end of the DWG adjacent the interface edge of the encapsulated IC.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2015
From: HERBSOMMER, JUAN ALEJANDRO; ROMIG, MATTHEW DAVID
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 034623/0717 →
Continuity (2)
Provisional Application 61977415 · Apr 9, 2014
Related Publication 20150295305A1 · Oct 15, 2015