IP Library Granted Patent US 9,224,641
Granted Patent B2
US 9,224,641 · App. 14/586,939 · Granted Dec 29, 2015

Processes and structures for IC fabrication

Inventor: Jayna Sheats (Palo Alto, CA)
H01L21/76867H01L23/52H01L24/46H01L24/48H01L24/49H01L24/85H01L25/18H01L29/0657H01L2224/05599H01L2224/45015H01L2224/45111H01L2224/45124H01L2224/45139H01L2224/45147H01L2224/48091H01L2224/48137H01L2224/48472H01L2224/48699H01L2224/48799H01L2224/49175H01L2224/78301H01L2224/85001H01L2224/85205H01L2224/85214H01L2225/06506H01L2225/06513H01L2225/06524H01L2225/06579H01L2924/00014H01L2924/014H01L2924/0105H01L2924/01006H01L2924/01013H01L2924/01014H01L2924/01015H01L2924/01023H01L2924/01027H01L2924/01028H01L2924/01029H01L2924/01031H01L2924/01047H01L2924/01075H01L2924/01078H01L2924/01082H01L2924/07811H01L2924/10157H01L2924/10253H01L2924/10329H01L2924/12032H01L2924/14H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/30105Y10T29/49117
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,224,641
App. No.
14/586,939
Granted
Dec 29, 2015
Kind
B2
Abstract

The present invention discloses methods and apparatuses for the separations of IC fabrication and assembling of separated IC components to form complete IC structures. In an embodiment, the present fabrication separation of an IC structure into multiple discrete components can take advantages of dedicated IC fabrication facilities and achieve more cost effective products. In another embodiment, the present chip assembling provides high density interconnect wires between bond pads, enabling cost-effective assembling of small chip components. In an aspect, the present process provides multiple interconnect wires in the form of a ribbon between the bond pads, and then subsequently separates the ribbon into multiple individual interconnect wires.

Claims (39)

1. A method for interconnecting bond pads between integrated components, the method comprising:

positioning a sheet of conductive material across two or more adjacent bond pads of an integrated component, wherein the sheet of conductive material is configured to electrically connect the two or more adjacent bond pads;

separating, between the two or more adjacent bond pads, the sheet of conductive material into multiple interconnect wires, wherein at least one interconnect wire of the multiple interconnect wires is disposed on a bond pad of the two or more adjacent bond pads.

2. A method as in claim 1 wherein separating the sheet of conductive material comprises laser ablating the sheet of conductive material.

3. A method as in claim 1 wherein positioning the sheet of conductive material comprises printing the sheet of conductive material.

4. A method as in claim 1 further comprising

bonding the sheet of conductive material to the two or more adjacent bond pads.

5. A method as in claim 4 wherein bonding the sheet of conductive material to the two or more adjacent bond pads comprises one of laser welding, ultrasonic welding, and applying a conductive adhesive.

6. A method as in claim 1 further comprising

applying a conductive adhesive line along the two or more adjacent bond pads before positioning the sheet of conductive material.

7. A method as in claim 1 further comprising

running a laser continuously along the two or more adjacent bond pads for bonding the sheet of conductive material to the two or more adjacent bond pads.

8. A method as in claim 1 further comprising

bonding the sheet of conductive material to the bond pads of the another component.

9. A method for interconnecting bond pads between integrated components, the method comprising:

applying a conductive adhesive line across multiple bond pads of an integrated component;

positioning a conductive material on the conductive adhesive line over at least one bond pad of the multiple bond pads;

separating the conductive adhesive line between the multiple bond pads, wherein the multiple bond pads are electrically disconnected.

10. A method as in claim 9

wherein the conductive material comprises a sheet of conductive material, wherein the sheet of material is positioned over the multiple bond pads.

11. A method as in claim 9 further comprising

bonding the conductive material to the at least one bond pad.

12. A method as in claim 9 further comprising

laser ablating the conductive material into multiple interconnect wires, wherein at least one interconnect wire is disposed over the at least one bond pad.

13. A method as in claim 9

wherein separating the conductive adhesive comprises separating the conductive material into multiple interconnect wires.

14. A method as in claim 9 wherein applying a conductive adhesive line comprises printing a conductive adhesive line.

15. A method as in claim 9 further comprising

curing the conductive adhesive line.

16. A method as in claim 15 wherein positioning a conductive material comprises printing the conductive material.

17. A method for interconnecting bond pads between integrated components, the method comprising:

applying a conductive adhesive line across multiple bond pads of an integrated component, wherein the conductive adhesive line is configured to electrically connect the multiple bond pads;

positioning a sheet of conductive material on the conductive adhesive line over the multiple bond pads;

separating the sheet of conductive material and the conductive adhesive line between the multiple bond pads for electrically disconnecting the multiple bond pads.

18. A method as in claim 17

wherein separating the sheet of conductive material and the conductive adhesive line comprises laser ablating the sheet of conductive material into multiple interconnect wires.

19. A method as in claim 17 wherein applying a conductive adhesive line comprises printing a conductive adhesive line.

20. A method as in claim 17 further comprising

curing the conductive adhesive line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2020
From: TEREPAC CORPORATION
To: TERECIRCUITS CORPORATION
Reel/Frame 054084/0334 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2019
From: SHEATS, JAYNA
To: TEREPAC CORPORATION
Reel/Frame 051017/0547 →
Continuity (2)
Continuation 13784849 · Mar 5, 2013
Related Publication 20150111376A1 · Apr 23, 2015