IP Library Granted Patent US 9,412,826
Granted Patent B2
US 9,412,826 · App. 14/611,359 · Granted Aug 9, 2016

Method for manufacturing semiconductor device using a semiconductor substrate including silicon and a first conductivity type body region

Inventor: Akinori Sakakibara (Toyota, JP)
Assignee: Toyota Jidosha Kabushiki Kaisha
H01L29/4236H01L21/26506H01L21/32053H01L29/456H01L29/665H01L29/6634H01L29/66348H01L29/7395H01L29/7397H01L29/7802H01L29/7813H01L21/26513H01L21/283H01L29/0696H01L29/1095H01L29/41766H01L29/66727H01L29/66734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,412,826
App. No.
14/611,359
Granted
Aug 9, 2016
Kind
B2
Abstract

A method for manufacturing a semiconductor device includes processes of: (a) implant first conductivity type first impurities in a first region of a first surface; (b) form a second conductivity type semiconductor region exposed in the second region of the first surface by implanting second conductivity type second impurities in the second region; (c) implant charged particles at a dose amount larger than those of the first and the second impurities in a third region of the first surface which at least partially overlaps with the first region and is adjacent to the second region so that an implantation depth of the charged particles becomes shallower than that of the first impurities. After having performed the processes of (a) to (c), a metal is deposited on the second and the third regions, and the metal is caused to react with the semiconductor substrate to form the silicide layer.

Claims (9)

1. A method for manufacturing a semiconductor device using a semiconductor substrate including silicon and a first conductivity type body region, the method comprising:

(a) implanting first conductivity type first impurities in a first region of a first surface of the body region;

(b) forming a second conductivity type semiconductor region exposed in a second region of the first surface by implanting second conductivity type second impurities in the second region;

(c) implanting charged particles at a dose amount larger than a dose amount of the first impurities and larger than a dose amount of the second impurities in a third region of the first surface which at least partially overlaps with the first region and is adjacent to the second region so that an implantation depth of the charged particles becomes shallower than an implantation depth of the first impurities; and

depositing a metal on the second region and the third region of the first surface, and reacting the metal with the semiconductor substrate to form a silicide layer after having performed the processes of (a) to (c),

wherein the implantation of the first impurities and the implantation of the charged particles are performed using a same mask.

2. A method according to claim 1 , wherein

the second region and the third region partially overlap.

3. A method according to claim 2 , wherein an implantation depth of the second impurities is deeper than the implantation depth of the charged particles.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA (AKA TOYOTA MOTOR CORPORATION)
To: DENSO CORPORATION
Reel/Frame 052280/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 18, 2015
From: SAKAKIBARA, AKINORI
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 035049/0787 →
Priority Claims (1)
JP 2014-023854 · Feb 10, 2014 · national
Continuity (1)
Related Publication 20150228736A1 · Aug 13, 2015