IP Library Granted Patent US 9,293,509
Granted Patent B2
US 9,293,509 · App. 14/614,434 · Granted Mar 22, 2016

Small-grain three-dimensional memory

Inventors: Guobiao Zhang (Corvallis, OR); Bin Yu (HangZhou, CN); HongYu Yu (ShenZhen, CN); Jin He (Beijing, CN); JinFeng Kang (Beijing, CN); ZhiWei Liu (ChengDu, CN)
Assignees: HangZhou HaiCun Information Technology Co., Ltd.; Guobiao Zhang
H01L27/2481G11C5/02G11C11/5692G11C13/0004G11C13/0007G11C13/0011G11C17/10G11C17/16H01L27/2436G11C2213/71G11C2213/73H01L27/1021H01L45/04H01L45/06H01L45/085H01L45/141H01L45/146
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,293,509
App. No.
14/614,434
Granted
Mar 22, 2016
Kind
B2
Abstract

The present invention discloses a small-grain three-dimensional memory (3D-MSG). Each of its memory cells comprises a thin-film diode with critical dimension no larger than 40 nm. The thin-film diode comprises at least a small-grain material, whose grain size G is substantially smaller than the diode size D. The small-grain material is preferably a nano-crystalline material or an amorphous material. The critical dimension f of the small-grain diode is smaller than the critical dimension F of the single-crystalline transistor.

Claims (26)

1. A small-grain three-dimensional memory, comprising:

a substrate level comprising a semiconductor substrate, said substrate level further comprising a plurality of functional transistors, said functional transistors forming at least a processing circuit; and

at least a first memory level stacked above said semiconductor substrate and coupled to said substrate level through a plurality of inter-level vias, said first memory level comprising a plurality of memory cells, wherein each of said memory cells comprises a small-grain diode with a critical dimension no larger than 40 nm, a grain size of said small-grain diode being substantially smaller than a small-grain diode size;

wherein the critical dimension of said first memory level is smaller than the critical dimension of said substrate level.

2. The small-grain three-dimensional memory according to claim 1 , wherein said small-grain diode comprises at least one nano-crystalline material.

3. The small-grain three-dimensional memory according to claim 2 , wherein the grain size of said nano-crystalline material is less than 10 nm.

4. The small-grain three-dimensional memory according to claim 1 , wherein said small-grain diode comprises at least an amorphous material.

5. The small-grain three-dimensional memory according to claim 1 , wherein said first memory level comprises a plurality of mask-programmed read-only memory cells.

6. The small-grain three-dimensional memory according to claim 1 , wherein said first memory level comprises a plurality of electrically-programmable memory cells.

7. The small-grain three-dimensional memory according to claim 6 , wherein said electrically-programmable memory cells are one-time-programmable (OTP) cells.

8. The small-grain three-dimensional memory according to claim 6 , wherein said electrically-programmable memory cells are re-writable cells.

9. The small-grain three-dimensional memory according to claim 8 , wherein said re-writable cells are resistive RAM (ReRAM) cells, phase-change memory (PCM) cells and/or programmable metallization cells (PMC).

10. The small-grain three-dimensional memory according to claim 1 , further comprising a second memory level stacked above said first memory level, wherein the critical dimension of said second memory level is smaller than the critical dimension of said substrate level.

11. A small-grain three-dimensional memory, comprising:

a substrate level comprising a semiconductor substrate, said substrate level further comprising a plurality of functional transistors, said functional transistors forming at least a memory circuit; and

at least a first memory level stacked above said semiconductor substrate and coupled to said substrate level through a plurality of inter-level vias, said first memory level comprising a plurality of memory cells, wherein each of said memory cells comprises a small-grain diode with a critical dimension no larger than 40 nm, a grain size of said small-grain diode being substantially smaller than a small-grain diode size;

wherein the critical dimension of said first memory level is smaller than the critical dimension of said substrate level.

12. The small-grain three-dimensional memory according to claim 11 , wherein said small-grain diode comprises at least one nano-crystalline material.

13. The small-grain three-dimensional memory according to claim 12 , wherein the grain size of said nano-crystalline material is less than 10 nm.

14. The small-grain three-dimensional memory according to claim 11 , wherein said small-grain diode comprises at least an amorphous material.

15. The small-grain three-dimensional memory according to claim 11 , wherein said first memory level comprises a plurality of mask-programmed read-only memory cells.

16. The small-grain three-dimensional memory according to claim 11 , wherein said first memory level comprises a plurality of electrically-programmable memory cells.

17. The small-grain three-dimensional memory according to claim 16 , wherein said electrically-programmable memory cells are one-time-programmable (OTP) cells.

18. The small-grain three-dimensional memory according to claim 16 , wherein said electrically-programmable memory cells are re-writable cells.

19. The small-grain three-dimensional memory according to claim 18 , wherein said re-writable cells are resistive RAM (ReRAM) cells, phase-change memory (PCM) cells and/or programmable metallization cells (PMC).

20. The small-grain three-dimensional memory according to claim 11 , further comprising a second memory level stacked above said first memory level, wherein the critical dimension of said second memory level is smaller than the critical dimension of said substrate level.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2025
From: HANGZHOU HAICUN INFORMATION TECHNOLOGY CO., LTD.
To: SHENZHEN CUNHAI TECHNOLOGY CO., LTD.
Reel/Frame 072727/0212 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2025
From: ZHANG, GUOBIAO, DR.
To: HANGZHOU HAICUN INFORMATION TECHNOLOGY CO., LTD.
Reel/Frame 070703/0666 →
Continuity (2)
Continuation In Part 13848018 · Mar 20, 2013
Related Publication 20150214277A1 · Jul 30, 2015