Resistive memory architectures with multiple memory cells per access device
View Patent ↗A resistive memory structure, for example, phase change memory structure, includes one access device and two or more resistive memory cells. Each memory cell is coupled to a rectifying device to prevent parallel leak current from flowing through non-selected memory cells. In an array of resistive memory bit structures, resistive memory cells from different memory bit structures are stacked and share rectifying devices.
1. A resistive memory structure, comprising:
at least one pair of stacked resistive memory cells;
a plurality of access devices, each access device being coupled to a respective one of the stacked resistive memory cells; and
a common electrode being positioned between the memory cells in each of the at least one pair of stacked resistive memory cells and coupling each stacked resistive memory cell to a cell select line via a rectifying device.
2. The resistive memory structure of claim 1 , wherein the rectifying device is formed at least partially within the cell select line.
3. The resistive memory structure of claim 1 , further comprising two pairs of stacked resistive memory cells.
4. The resistive memory structure of claim 3 , wherein the two pairs of stacked resistive memory cells share the common electrode that is positioned between the memory cells in each of the two pairs of stacked resistive memory cells.
5. The resistive memory structure of claim 4 , wherein each of the two pairs of stacked resistive memory cells includes an upper memory cell and a lower memory cell, the lower memory cells being closer to a plane that includes the access devices than the upper memory cells.
6. The resistive memory structure of claim 5 , wherein the access devices coupled to the lower memory cells are positioned in an active area aligned with a position of the two pairs of stacked resistive memory cells.
7. The resistive memory structure of claim 5 , wherein the access devices coupled to the upper memory cells are positioned in active areas that are offset from the position of the two pairs of stacked resistive memory cells.
8. The resistive memory structure of claim 7 , wherein the offset active areas are offset in a parallel arrangement with respect to the aligned active area.
9. The resistive memory structure of claim 7 , wherein the offset active areas are offset in a checkerboard with respect to the aligned active area.
10. A phase change memory device, comprising:
an array of access devices;
an array of pairs of stacked phase change memory cells, each pair including an upper and a lower phase change memory cell, the lower phase change memory cell being coupled to an access device that is horizontally aligned with the respective stacked pair of memory cells, while the upper phase change memory cell is coupled to an access device that is horizontally offset from the respective stacked pair of memory cells; and
a plurality of rectifying devices, each rectifying device being connected to a memory cell.
11. The device of claim 10 , wherein the rectifying devices are configured between each memory cell and each access device.
12. The device of claim 11 , wherein the plurality of rectifying devices are formed at least partially within the plurality of access devices.
13. The device of claim 10 , wherein the rectifying devices are configured between each memory cell and a plurality of cell select lines.
14. The device of claim 13 , wherein the rectifying devices are formed at least partially within the cell select lines.
15. The device of claim 13 , wherein four memory cells share a single rectifying device.