IP Library Granted Patent US 9,794,161
Granted Patent B2
US 9,794,161 · App. 14/618,516 · Granted Oct 17, 2017

Methods and systems for non-intrusive debug processing of network frames

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,794,161
App. No.
14/618,516
Granted
Oct 17, 2017
Kind
B2
Abstract

Methods and systems are disclosed for non-intrusive debug processing of network frames. For certain embodiments, a frame parser processes frames from a network interface and generates frame metadata. A key generation engine processes each frame and its related metadata to generate a normal key and a debug key. The same key composition rule formats and key generation engine are used to generate the normal key and the debug key to provide non-intrusive debug processing. Frame classification logic compares the normal key to classification tables to determine a frame classification for the received frame. Separate debug comparison logic compares the debug key to debug reference data/masks to generate debug markers for the received frame. The frame classification and the debug markers for each frame are provided to frame marking logic, and a frame processing engine then processes the resulting marked/classified frames.

Claims (36)

1. A method for network frame processing, comprising

receiving a frame from a network interface;

generating a normal key and a debug key for the received frame with a key generation engine;

comparing the normal key to classification reference data to generate a frame classification;

comparing the debug key to debug reference data to generate one or more debug markers at least in part concurrently with the normal key comparing;

classifying the received frame with the frame classification and marking the received frame with the one or more debug markers; and

using the frame classification and the one or more debug markers to process the received frame in parallel according to the frame classification and the one or more debug markers.

2. The method of claim 1 , further comprising

receiving the frame classification and the one or more debug markers in phase with each other.

3. The method of claim 1 , further comprising:

generating the normal key using data extracted from a first set of one or more fields for the received frame; and

generating the debug key using data extracted from a second set of one or more fields for the received frame.

4. The method of claim 3 , further comprising selecting the second set of one or more fields based upon one or more debug key composition rules.

5. The method of claim 4 , further comprising:

generating one or more extract commands based upon the one or more debug key composition rules; and

extracting data from the second set of one or more fields using the one or more extract commands.

6. The method of claim 3 , further comprising selecting the first set of one or more fields based upon one or more normal key composition rules.

7. The method of claim 6 , further comprising:

generating one or more extract commands based upon the one or more normal key composition rules, and

extracting data from the first set of one or more fields using the one or more extract commands.

8. The method of claim 1 , further comprising

triggering debug processing based upon the one or more debug markers for the received frame.

9. A system for network frame processing, comprising

a network interface configured to receive network communications and to output frames associated with the network communications;

a key generation engine configured to receive a frame from the network interface and to generate a normal key and a debug key for the received frame;

frame classification logic configured to compare the normal key to classification reference data and to generate a frame classification for the received frame;

debug comparison logic configured to compare the debug key to debug reference data and to generate one or more debug markers for the received frame, the debug comparison logic being configured to operate concurrently with the frame classification logic;

frame marking logic configured to receive the frame classification and the one or more debug markers, to classify the received frame with the frame classification, and to mark the received frame with the one or more debug markers; and

a frame processing engine configured to use the frame classification and the one or more debug markers to process the received frame in parallel according to the frame classification and the one or more debug markers.

10. The system of claim 9 , wherein the frame marking logic is further configured to receive the frame classification and the one or more debug markers in phase with each other.

11. The system of claim 9 , wherein the normal key is based upon data extracted from a first set of one or more fields for the received frame, and the debug key is based upon data extracted from a second set of one or more fields for the received frame.

12. The system of claim 11 , wherein the key generation engine is further configured to select the second set of one or more fields based upon one or more debug key composition rules.

13. The system of claim 12 , wherein the key generation engine is further configured to generate one or more extract commands based upon the one or more debug key composition rules and to extract data from the second set of one or more fields using the one or more extract commands.

14. The system of claim 11 , wherein the key generation engine is further configured to select the first set of one or more fields based upon one or more normal key composition rules.

15. The system of claim 14 , wherein the key generation engine is further configured to generate one or more extract commands based upon the one or more normal key composition rules and to extract data from the first set of one or more fields using the one or more extract commands.

16. The system of claim 9 , wherein the frame processing engine is further configured to trigger debug processing logic based upon the one or more debug markers.

Assignments (15)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0341 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0359 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0974 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 4, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 035571/0080 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 4, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 035571/0112 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded May 4, 2015
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 035571/0095 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2015
From: TREVES, RON; GINZBURG, EVGENI; KATZ, ADI
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 034930/0781 →