IP Library Granted Patent US 9,515,081
Granted Patent B2
US 9,515,081 · App. 14/628,939 · Granted Dec 6, 2016

Semiconductor device and method for manufacturing thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,515,081
App. No.
14/628,939
Granted
Dec 6, 2016
Kind
B2
Abstract

A semiconductor device includes bit lines provided in a semiconductor substrate; an ONO film that is provided along the surface of the semiconductor substrate and is made of a tunnel oxide film, a trap layer, and a top oxide film; and an oxide film that is provided on the surface of the semiconductor substrate in the middle between the bit lines and contacts the side face of the ONO film, in which the film thickness of the oxide film is larger than the sum of the thicknesses of the tunnel oxide film and the top oxide film, and smaller than the thickness of the ONO film.

Claims (32)

1. A method for manufacturing a semiconductor device, comprising:

forming a bit line in a semiconductor substrate;

forming along a surface of the semiconductor substrate an oxide-nitride-oxide (ONO) film that includes a tunnel oxide film, a trap layer made of a nitride film, and a top oxide film;

etching the top oxide film in a middle portion between the bit lines along the surface of the semiconductor substrate; and

oxidizing the trap layer under a portion where the top oxide film is etched.

2. The method for manufacturing a semiconductor device according to claim 1 , further comprising:

forming in an area in the semiconductor substrate between the bit lines a portion defining a groove that contacts the bit line;

wherein the ONO film is formed along an inner surface of the groove.

3. The method for manufacturing a semiconductor device according to claim 1 , wherein oxidizing the trap layer includes oxidizing the trap layer using as a mask a second sidewall layer formed on a sidewall of the top oxide film.

4. The method for manufacturing a semiconductor device according to claim 1 , wherein oxidizing the trap layer comprises oxidizing the trap layer through low temperature radical oxidation.

5. The method for manufacturing a semiconductor device according to claim 1 , wherein oxidizing the trap layer comprises entirely oxidizing the trap layer.

6. The method for manufacturing a semiconductor device according to claim 1 , wherein oxidizing the trap layer comprises oxidizing the trap layer with a portion of the trap layer remaining.

7. The method for manufacturing a semiconductor device according to claim 1 , wherein etching the top oxide film comprises etching the top oxide film so that part of the top oxide film remains.

8. The method for manufacturing a semiconductor device according to claim 7 , wherein an etching amount of the top oxide film is substantially equal to an oxidation amount of the trap layer.

9. The method for manufacturing a semiconductor device according to claim 1 , wherein etching the top oxide film comprises entirely etching the top oxide film.

10. The method for manufacturing a semiconductor device according to claim 9 , wherein a thickness of the top oxide film is substantially equal to an oxidation amount of the trap layer.

11. A method for manufacturing a semiconductor device, comprising:

forming on a surface of a semiconductor substrate an oxide-nitride-oxide (ONO) film that includes a tunnel oxide film, a trap layer made of a nitride film, and a top oxide film;

forming a mask layer on the ONO film;

forming a bit line in the semiconductor substrate using the mask layer as a mask;

forming on the bit line an insulating film that is penetrating the ONO film, defined by the mask layer, and thicker than the ONO film;

etching the top oxide film using as a mask a first sidewall layer provided on a sidewall of the insulating film on the ONO film; and

oxidizing the trap layer under a portion where the top oxide film is etched.

12. The method for manufacturing a semiconductor device according to claim 11 , wherein the mask layer is a silicon nitride film.

13. The method for manufacturing of a semiconductor device according to claim 11 , wherein the mask layer is a polysilicon film.

14. The method for manufacturing a semiconductor device according to claim 11 , wherein oxidizing the trap layer comprises oxidizing the trap layer through low temperature radical oxidation.

15. The method for manufacturing a semiconductor device according to claim 11 , wherein oxidizing the trap layer comprises entirely oxidizing the trap layer.

16. The method for manufacturing a semiconductor device according to claim 11 , wherein oxidizing the trap layer comprises oxidizing the trap layer with a portion of the trap layer remaining.

17. The method for manufacturing a semiconductor device according to claim 11 , wherein etching the top oxide film comprises etching the top oxide film so that part of the top oxide film remains.

18. The method for manufacturing a semiconductor device according to claim 17 , wherein an etching amount of the top oxide film is substantially equal to an oxidation amount of the trap layer.

19. The method for manufacturing a semiconductor device according to claim 11 , wherein etching the top oxide film comprises entirely etching the top oxide film.

20. The method for manufacturing a semiconductor device according to claim 19 , wherein a thickness of the top oxide film is substantially equal to an oxidation amount of the trap layer.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded May 7, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 049109/0573 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: LONGITUDE FLASH MEMORY SOLUTIONS LTD.
Reel/Frame 049086/0803 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Oct 16, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING
Reel/Frame 047797/0854 →
SECURITY INTEREST Recorded Aug 15, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039676/0237 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036645/0734 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2015
From: HAYAKAWA, YUKIO; UTSUNO, YUKIHIRO
To: SPANSION, LLC
Reel/Frame 036604/0545 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →