Device having multiple switching buffers for data paths controlled based on IO configuration modes
A device includes a first data terminal, a second data terminal, a first switching buffer coupled between a data node and the first data terminal and a second switching buffer coupled between the data node and the second data terminal. The first switching buffer and the second switching buffer are arranged such that a distance between the first switching buffer and the second data terminal is shorter than a distance between the second switching buffer and the second data terminal and that a distance between the first switching buffer and the first data terminal is shorter than a distance between the second switching buffer and the first data terminal.
1. A device comprising:
a memory cell array including a plurality of memory cells;
a data node coupled to transfer data from/to a selected one of the plurality of memory cells;
a first data terminal;
a second data terminal;
a first switching buffer coupled between the data node and the first data terminal; and
a second switching buffer coupled between the data node and the second data terminal;
wherein the first switching buffer and the second switching buffer are arranged such that a distance between the first switching buffer and the second data terminal is shorter than a distance between the second switching buffer and the second data terminal and that a distance between the first switching buffer and the first data terminal is shorter than a distance between the second switching buffer and the first data terminal.
2. The device of claim 1 , wherein the first switching buffer is configured to be enabled in a first operation mode and disabled in a second operation mode and the second switching buffer is configured to be enabled in the second operation mode and disabled in the first operation mode.
3. The device of claim 1 , further comprising an additional memory cell array including a plurality of additional memory cells, an additional data node coupled to transfer additional data from/to a selected one of the plurality of additional memory cells and a first buffer coupled between the additional data node and the second data terminal, the first buffer being electrically disconnected from the first data terminal.
4. The device of claim 3 , wherein the first buffer is enabled in both a first operation mode and a second operation mode.
5. The device of claim 3 , wherein the additional data node is electrically disconnected from the first data terminal.
6. The device of claim 3 , wherein the first buffer is arranged such that the distance between the second switching buffer and second data terminal is shorter than a distance between the first buffer and the second data terminal.
7. The device of claim 3 , wherein the first data terminal and the second data terminal are arranged in line in a first direction, the first switching buffer, the second switching buffer and the first buffer are arranged in line in a second direction crossing the first direction.
8. The device of claim 1 , wherein the first data terminal and the second data terminal are arranged in line in a first direction, the first switching buffer and the second switching buffer are arranged in line in a second direction crossing the first direction.