IP Library Granted Patent US 9,466,718
Granted Patent B2
US 9,466,718 · App. 14/663,843 · Granted Oct 11, 2016

Semiconductor device with fin and related methods

Inventors: Pierre Morin (Albany, NY); Nicolas Loubet (Guilderland, NY)
Assignee: STMICROELECTRONICS, INC.
H01L29/7848H01L29/66795H01L29/785H01L29/165
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,466,718
App. No.
14/663,843
Granted
Oct 11, 2016
Kind
B2
Abstract

A semiconductor device may include a substrate, a fin above the substrate and having a channel region therein, and source and drain regions adjacent the channel region to generate shear and normal strain on the channel region. A semiconductor device may include a substrate, a fin above the substrate and having a channel region therein, source and drain regions adjacent the channel region, and a gate over the channel region. The fin may be canted with respect to the source and drain regions to generate shear and normal strain on the channel region.

Claims (42)

1. A semiconductor device comprising:

a substrate;

at least one fin above said substrate and having a channel region therein;

diamond shaped source and drain regions adjacent the channel region to generate shear and normal strain on the channel region;

said channel region having a longitudinal axis extending between said diamond shaped source and drain regions;

said diamond shaped source and drain regions having sides at oblique angles to the longitudinal axis to generate the shear strain on the channel region; and

a gate over the channel region.

2. The semiconductor device of claim 1 further comprising a dielectric layer between said substrate and said at least one fin.

3. The semiconductor device of claim 2 wherein said dielectric layer comprises silicon dioxide.

4. The semiconductor device of claim 1 wherein said substrate and said at least one fin each comprises silicon.

5. The semiconductor device of claim 1 wherein said diamond shaped source and drain regions each comprises silicon.

6. The semiconductor device of claim 1 wherein the shear strain is defined by the following formula:

E

Fin

=

D

Fin

2

;

and

wherein E fin is an extension of the shear strain in the channel region; and wherein D fin is a thickness of said at least one fin.

7. The semiconductor device of claim 1 wherein said diamond shaped source and drain regions have all sides at oblique angles to the longitudinal axis to generate the shear strain on the channel region.

8. A semiconductor device comprising:

a substrate;

at least one fin above said substrate and having a channel region therein;

source and drain regions adjacent the channel region; and

a gate over the channel region and having a longitudinal axis extending across said at least one fin;

said channel region having a longitudinal axis extending between said source and drain regions;

said at least one fin being canted with respect to said source and drain regions to generate shear and normal strain on the channel region;

said longitudinal axis of said channel region for said at least one fin being at an oblique angle to said longitudinal axis of said gate.

9. The semiconductor device of claim 8 wherein said at least one fin is canted at an angle in a range of 22.5-67.5 degrees with respect to said source and drain regions.

10. The semiconductor device of claim 8 wherein said at least one fin is canted at an angle in a range of 40-50 degrees with respect to said source and drain regions.

11. The semiconductor device of claim 8 further comprising a dielectric layer between said substrate and said at least one fin.

12. The semiconductor device of claim 11 wherein said dielectric layer comprises silicon dioxide.

13. The semiconductor device of claim 8 wherein said substrate and said at least one fin each comprises silicon.

14. The semiconductor device of claim 8 wherein said source and drain regions comprise silicon germanium.

15. A method making a semiconductor device comprising:

forming at least one fin above a substrate and having a channel region therein;

forming source and drain regions adjacent the channel region; and

forming a gate over the channel region and having a longitudinal axis extending across the at least one fin, the channel region having a longitudinal axis extending between the source and drain regions, the at least one fin being canted with respect to the source and drain regions to generate shear and normal strain on the channel region, the longitudinal axis of the channel region for the at least one fin being at an oblique angle to the longitudinal axis of the gate.

16. The method of claim 15 wherein the at least one fin is canted at an angle in a range of 22.5-67.5 degrees with respect to the source and drain regions.

17. The method of claim 15 wherein the at least one fin is canted at an angle in a range of 40-50 degrees with respect to the source and drain regions.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2022
From: STMICROELECTRONICS, INC.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 061915/0364 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2015
From: MORIN, PIERRE; LOUBET, NICOLAS
To: STMICROELECTRONICS, INC.
Reel/Frame 035247/0660 →
Continuity (2)
Provisional Application 61972527 · Mar 31, 2014
Related Publication 20150279994A1 · Oct 1, 2015