IP Library Granted Patent US 9,324,792
Granted Patent B1
US 9,324,792 · App. 14/674,145 · Granted Apr 26, 2016

FinFET including varied fin height

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,324,792
App. No.
14/674,145
Granted
Apr 26, 2016
Kind
B1
Abstract

According to another embodiment, a semiconductor finFET device includes a semiconductor substrate. The finFET device further includes at least one first semiconductor fin on the semiconductor substrate. The first semiconductor fin comprises a first semiconductor portion extending to a first fin top to define a first height, and a first insulator portion interposed between the first semiconductor portion and the semiconductor substrate. A second semiconductor fin on the semiconductor substrate has a second semiconductor portion extending to a second fin top to define a second height, and a second insulator portion interposed between the second semiconductor portion and the semiconductor substrate, the second height being different from the first height.

Claims (16)

1. A semiconductor finFET device comprising:

a semiconductor substrate;

at least one first semiconductor fin on the semiconductor substrate, the at least one first semiconductor fin comprising a first semiconductor portion extending to a first fin top to define a first height, and a first insulator portion interposed between the first semiconductor portion and the semiconductor substrate;

first epitaxy source/drain contacts having a first contact height on the at least one first semiconductor fin;

at least one second semiconductor fin on the semiconductor substrate, the at least one second semiconductor fin comprising a second semiconductor portion extending to a second fin top to define a second height, and a second insulator portion interposed between the second semiconductor portion and the semiconductor substrate, the second height being different from the first height; and

second epitaxy source/drain contacts having a second contact height on the at least one second semiconductor fin, the second contact height being less than the first contact height.

2. The semiconductor finFET of claim 1 , wherein a combination of the first semiconductor portion and the first insulator portion defines a first total height of the at least one first semiconductor fin, and a combination of the second semiconductor portion and the second insulator portion defines a second total height of the at least one second semiconductor fin, the second total height being substantially equal to the first total height.

3. The semiconductor finFET of claim 2 , wherein the first semiconductor portion comprises a first semiconductor material and the second semiconductor portion comprises a second semiconductor material different from the first semiconductor material.

4. The semiconductor finFET of claim 3 , wherein the second height is less than the first height.

5. A semiconductor finFET device comprising:

a semiconductor substrate;

at least one first semiconductor fin on the semiconductor substrate, the at least one first semiconductor fin comprising a first semiconductor portion extending to a first fin top to define a first height, and a first insulator portion interposed between the first semiconductor portion and the semiconductor substrate;

first epitaxy source/drain contacts having a first contact height on the at least one first semiconductor fin;

at least one second semiconductor fin on the semiconductor substrate, the at least one second semiconductor fin comprising a second semiconductor portion extending to a second fin top to define a second height, and a second insulator portion interposed between the second semiconductor portion and the semiconductor substrate, the second height being different from the first height; and

second epitaxy source/drain contacts having a second contact height on the at least one second semiconductor fin, the second contact height being greater than the first contact height.

6. The semiconductor finFET of claim 5 , wherein the second height is greater than the first height.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2015
From: CAO, QING; CHENG, KANGGUO; LI, ZHENGWEN; LIU, FEI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 035298/0044 →