IP Library Granted Patent US 9,525,424
Granted Patent B2
US 9,525,424 · App. 14/693,219 · Granted Dec 20, 2016

Method for enhancing temperature efficiency

Inventor: Ming-Sheng Tung (Hsinchu, TW)
Assignee: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
H03L1/022G05F1/10G05F1/465H03K3/011H03K3/0315H03L1/026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,525,424
App. No.
14/693,219
Granted
Dec 20, 2016
Kind
B2
Abstract

Disclosed is a method for enhancing temperature efficiency, used to enhance a temperature efficiency resulted from temperature changes in regard to an oscillating period of an oscillator. The method for enhancing temperature efficiency comprises the steps as follows: generating a PTAT current by using a bandgap circuit; generating a CTAT current by using a bandgap circuit; generating an output current, wherein the output current equals to PTAT current minus CTAT current; and providing the output current to an oscillator for generating an oscillating frequency.

Claims (18)

1. A method for enhancing temperature efficiency, comprising:

generating a PTAT current by using a bandgap circuit;

generating a CTAT current by using the bandgap circuit;

generating an output current, wherein the output current equals to the PTAT current minus the CTAT current; and

providing the output current to an oscillator for generating an oscillating frequency;

wherein the bandgap circuit comprises:

a current generating circuit, used to generate the PTAT current and the CTAT current; and

an output circuit, comprising a plurality of transistors, and connected to the current generating circuit for receiving the PTAT current and the CTAT current so as to generate the output current;

wherein the current generating circuit comprises:

a plurality of current mirrors, connected to a fixed voltage source; and

at least one amplifier, connected to a current mirror, configured to output the PTAT current and the CTAT current;

wherein the current generating circuit further comprises a level control unit, wherein the level control unit comprises a plurality of transistors, and each of the transistors is connected to one of the current mirrors and one of the amplifiers so as to control levels of the PTAT current and the CTAT current.

2. The method according to claim 1 , wherein a slope of a relation curve of the output current with respect to temperature is larger than a slope of a relation curve of the PTAT current with respect to temperature.

3. The method according to claim 1 , wherein a sum of the PTAT current and the CTAT current is a constant.

4. The method according to claim 1 , wherein an oscillating period corresponding to the generated oscillating frequency is inversely proportional to temperature.

5. The method according to claim 1 , wherein the method is applied to a low power operation mode.

6. The method according to claim 1 , wherein the plurality of transistors are metal oxide semiconductor transistors.

7. The method according to claim 1 , wherein the plurality of transistors are bipolar junction transistors.

Assignments (2)
CHANGE OF NAME Recorded Jun 25, 2025
From: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
To: ELITE SEMICONDUCTOR MICROELECTRONICS TECHNOLOGY INC.
Reel/Frame 071703/0241 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2015
From: TUNG, MING-SHENG
To: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.
Reel/Frame 035470/0802 →
Continuity (1)
Related Publication 20160315624A1 · Oct 27, 2016