IP Library Granted Patent US 10,003,004
Granted Patent B2
US 10,003,004 · App. 14/700,082 · Granted Jun 19, 2018

Methods for forming thermoelectric elements

Inventors: Akram I. Boukai (Menlo Park, CA); Douglas W. Tham (Menlo Park, CA)
Assignee: MATRIX INDUSTRIES, INC.
H01L35/34H01L35/32H01L21/02019H01L21/0475H01L21/302H01L21/306H01L21/3063H01L21/30604H01L21/30608H01L21/30621H01L21/30625H01L21/31055H01L21/32133H01L21/32135
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,003,004
App. No.
14/700,082
Granted
Jun 19, 2018
Kind
B2
Abstract

The present disclosure provides a method for forming a thermoelectric device, comprising providing a semiconductor substrate and providing a first layer of an etching material adjacent to the semiconductor substrate. The etching material facilitates the etching of the semiconductor substrate upon exposure to an oxidizing agent and a chemical etchant. Next, a second layer of a semiconductor oxide is provided adjacent to the first layer, and the second layer is patterned to form a pattern of holes or wires. The second layer and first layer are then sequentially etched to expose portions of the semiconductor substrate. Exposed portions of the semiconductor substrate are then contacted with an oxidizing agent and a chemical etchant to transfer the pattern to the semiconductor substrate.

Claims (26)

1. A method for forming a thermoelectric device, comprising:

(a) providing a semiconductor substrate;

(b) providing a first layer of an etching material adjacent to said semiconductor substrate, wherein said etching material facilitates the etching of said semiconductor substrate upon exposure to an oxidizing agent and a vapor chemical etchant;

(c) providing a second layer of a semiconductor oxide adjacent to said first layer;

(d) patterning said second layer to form a pattern of holes or wires;

(e) sequentially etching said second layer and said first layer to expose portions of said semiconductor substrate; and

(f) contacting exposed portions of said semiconductor substrate to said oxidizing agent and said vapor chemical etchant while applying an electrical potential to said semiconductor substrate, to transfer said pattern to said semiconductor substrate.

2. The method of claim 1 , wherein (d) comprises forming a pattern of holes.

3. The method of claim 2 , further comprising, between (c) and (d):

providing a third layer of an etch block material adjacent to said second layer; and

patterning said third layer to form said pattern of holes.

4. The method of claim 3 , wherein (e) further comprises etching said second and said first layer at a higher rate than said etch block material.

5. The method of claim 1 , wherein said electrical potential is a negative potential bias applied across said semiconductor substrate.

6. The method of claim 1 , wherein said oxidizing agent is selected from the group consisting of O 2 , O 3 , NO 2 and H 2 O 2 , and wherein said vapor chemical etchant is selected from the group consisting of HF, HCl, HBr and HI.

7. The method of claim 1 , wherein in (e), said second layer and said first layer are etched by reactive-ion etching.

8. The method of claim 1 , wherein (f) further comprises forming holes in or wires from said semiconductor substrate, which holes or wires have aspect ratios from about 100-to-1 to about 100,000,000-to-1.

9. The method of claim 1 , wherein in (f) said semiconductor substrate is etched at a rate from about 0.1 nanometers/second to about 10,000 nanometers/second.

10. The method of claim 1 , wherein (f) further comprises forming holes in or wires from said semiconductor substrate, which holes or wires have aspect ratios from about 2011:11-to-1 to about 100,000,000-to-1.

11. The method of claim 1 , wherein (f) further comprises forming holes in or wires from said semiconductor substrate, and wherein surfaces of said semiconductor substrate exposed by said holes or wires have a roughness between about 0.5 nanometers (nm) and 50 nm across said holes or wires as measured by transmission electron microscopy.

12. The method of claim 1 , wherein said thermoelectric device has a figure-of-merit from about 0.1 to about 2.5.

13. The method of claim 12 , wherein said thermoelectric device has a figure-of-merit from about 0.1 to about 0.5.

14. The method of claim 2 , wherein said pattern of holes comprises monodisperse holes.

15. The method of claim 3 , wherein said etch block material comprises one or more metals.

16. The method of claim 15 , wherein said etch block material comprises one or more of chromium, tungsten, molybdenum, tungsten, titanium, or niobium.

17. The method of claim 1 , wherein said etching material comprises one or more metals.

18. The method of claim 17 , wherein said etching material comprises one or more members selected from the group consisting of gold, silver, platinum, chromium, molybdenum, tungsten, and palladium.

Assignments (3)
SECURITY INTEREST Recorded Aug 3, 2022
From: MATRIX INDUSTRIES, INC.
To: DEEB, ANTOINE E.
Reel/Frame 060712/0791 →
CHANGE OF NAME Recorded Aug 29, 2017
From: SILICIUM ENERGY, INC.
To: MATRIX INDUSTRIES, INC.
Reel/Frame 043708/0956 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2015
From: BOUKAI, AKRAM I.; THAM, DOUGLAS W.
To: SILICIUM ENERGY, INC.
Reel/Frame 037308/0700 →
Continuity (3)
Continuation PCTUS2013067346 · Oct 29, 2013
Provisional Application 61720972 · Oct 31, 2012
Related Publication 20150325772A1 · Nov 12, 2015
Cited By (2)
US 12,498,148 US 12,543,568