IP Library Granted Patent US 9,367,494
Granted Patent B2
US 9,367,494 · App. 14/709,219 · Granted Jun 14, 2016

Data processor and control system

Inventors: Hidemi Oyama (Nanae, JP); Masanobu Kawamura (Kawasaki, JP); Takuya Ikeguchi (Kawasaki, JP); Masanori Matsumoto (Kawasaki, JP); Hiroyuki Kawajiri (Kawasaki, JP)
Assignee: Renesas Electronics Corporation
G06F13/24G06F9/3861G06F9/3865
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,367,494
App. No.
14/709,219
Granted
Jun 14, 2016
Kind
B2
Abstract

Provided are a data processor, and a control system, in which an interrupt controller and an event link controller are adopted. The event link controller responds to a generated event signal to output a start control signal for controlling start of an operation of a circuit module. The circuit module is able to generate an event signal. The event link controller generates the start control signal according to the correspondences between event signals and start control signals which are defined by event control information. The links between the event signals and start control signals can be prescribed by the event control information. Therefore, operations of circuit modules prescribed by such links can be controlled sequentially. The control neither involves save and return processes by CPU as in the interrupt processing, nor needs priority level control as executed on competing interrupt requests.

Claims (14)

1. A data processor comprising:

a central processing unit which executes an instruction;

a first circuit module controlled by the central processing unit;

a second circuit module controlled by the central processing unit;

a first controller configured to send a request for interruption to the central processing unit in response to a generated event signal; and

a second controller,

wherein the second controller receives a first event signal output from the first circuit module, outputs a first start signal to the first controller, and outputs a second start signal to the second circuit module.

2. The data processor of claim 1 ,

wherein the second controller receives a third event signal output from the second circuit module and outputs a fourth start control signal to the second circuit module.

3. The data processor of claim 1 ,

wherein the first circuit module is an input/output port.

4. The data processor of claim 1 , wherein the second circuit module is an analog-to-digital converter.

5. The data processor of claim 1 ,

wherein the second controller further receives a second event signal output from the second circuit module and outputs a third start signal to the first controller.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (2)
JP 2007-058574 · Mar 8, 2007 · national
JP 2008-014397 · Jan 25, 2008 · national
Continuity (7)
Continuation 14242820 · Apr 1, 2014
Continuation 13924398 · Jun 21, 2013
Continuation 13527312 · Jun 19, 2012
Continuation 13287016 · Nov 1, 2011
Continuation 12886766 · Sep 21, 2010
Continuation 12044667 · Mar 7, 2008
Related Publication 20150248362A1 · Sep 3, 2015