IP Library Granted Patent US 9,202,974
Granted Patent B2
US 9,202,974 · App. 14/712,867 · Granted Dec 1, 2015

Double-sided LED and fabrication method thereof

Inventors: Shaohua Huang (Xiamen, CN); Chih-Wei Chao (Xiamen, CN)
Assignee: Xiamen Sanan Optoelectronics Technology Co., Ltd.
H01L33/08H01L25/0756H01L33/0066H01L33/0075H01L33/32H01L33/36H01L33/62H01L33/0079H01L2924/0002H01L2933/0016H01L2933/0066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,202,974
App. No.
14/712,867
Granted
Dec 1, 2015
Kind
B2
Abstract

A double-sided LED has a double-sided light emitting structure formed by electroplating or electrocasting without the need for wire bonding. The double-sided light emitting gives the chip a light-emitting angle of 150 degrees or higher. In addition, the device has good light extraction and heat dissipation characteristics.

Claims (24)

1. A double-sided LED, comprising: a metal substrate including a first conduction region and a second conduction region; an insulating structure through the metal substrate and extending towards two sides of the metal substrate to separate the first conduction region and the second conduction region; a first light-emitting epitaxial laminated layer over a front surface of the metal substrate, comprising at least a first semiconductor layer and a second semiconductor layer from up to bottom forming a PN junction, wherein the first semiconductor layer is coupled to the first conduction region and the second semiconductor layer is coupled to the second conduction region; a second light-emitting epitaxial laminated layer over a back surface of the metal substrate, comprising at least a third semiconductor layer and a fourth semiconductor layer from bottom to up forming a PN junction, wherein the third semiconductor layer is coupled to the first conduction region and the fourth semiconductor layer is coupled to the second conduction region; a gapless junction formed between the first and second light-emitting epitaxial laminated layers and the metal substrate through the insulating structure; wherein the double-sided LED is configured such that if the first conduction region and the second conduction region are coupled to electricity, an electrical current flows substantially simultaneously into the first light-emitting epitaxial laminated layer and the second light-emitting epitaxial laminated layer, thereby realizing double-sided light emitting from the front and back surfaces of the metal substrate.

2. The double-sided LED of claim 1 , wherein the metal substrate is formed through electroplating or electrocasting.

3. The double-sided LED of claim 2 , wherein the metal substrate comprises at least one of Cu, Mo, CuW, Ni, or Co.

4. The double-sided LED of claim 1 , wherein the insulating structure is through the metal substrate and extends towards two sides to the first semiconductor layer of the first light-emitting epitaxial laminated layer and the third semiconductor layer of the second light-emitting epitaxial laminated layer.

5. The double-sided LED of claim 4 , wherein the insulating structure comprises at least one of SU8, BCB, PI, or a light resistance.

6. The double-sided LED of claim 1 , further comprising metal contact layers formed over surfaces of the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer, respectively, wherein lower surfaces of the metal contact layers over surfaces of the first semiconductor layer and the second semiconductor layer are at a same level surface, and upper surfaces of the metal contact layers over surfaces of the third semiconductor layer and the fourth semiconductor layer are also at a same level surface.

7. The double-sided LED of claim 1 , wherein the first semiconductor layer and the third semiconductor layer are first-type semiconductor layers, and the second semiconductor layer and the fourth semiconductor layer are second-type semiconductor layers.

8. The double-sided LED of claim 7 , wherein if the first-type semiconductor layers are N-type semiconductor layers, then the second-type semiconductor layer are P-type semiconductor layers; if the first-type semiconductor layers are P-type semiconductor layers, then the second-type semiconductor layers are N-type semiconductor layers.

9. The double-sided LED of claim 1 , wherein the first semiconductor layer and the fourth semiconductor layer are first-type semiconductor layers, and the second semiconductor layer and the third semiconductor layer are second-type semiconductor layers.

10. The double-sided LED of claim 9 , wherein if the first-type semiconductor layers are N-type semiconductor layers, then the second-type semiconductor layer are P-type semiconductor layers; if the first-type semiconductor layers are P-type semiconductor layers, then the second-type semiconductor layers are N-type semiconductor layers.

11. A fabrication method of a double-sided LED, comprising:

1) providing a first and a second light-emitting epitaxial laminated layers, wherein the first light-emitting epitaxial laminated layer comprises at least a first semiconductor layer and a second semiconductor layer from up to bottom forming a PN junction, and the second light-emitting epitaxial laminated layer comprises at least a third semiconductor layer and a fourth semiconductor layer from bottom to up forming a PN junction;

2) patterning surfaces of the first and second light-emitting epitaxial laminated layers respectively, wherein a surface of the first light-emitting epitaxial laminated layer is divided into a first electrode region, a second electrode region, and an isolation region, and a surface of the second light-emitting epitaxial laminated layer is divided into a third electrode region, a fourth electrode region, and another isolation region;

3) fabricating metal contact layers in electrode regions of the two light-emitting epitaxial laminated layers respectively, wherein the metal contact layers of same light-emitting epitaxial laminated layer are at a same level surface;

4) fabricating an insulating structure over the isolation region of the first or/and the second light-emitting epitaxial laminated layer, wherein the insulating structure has a surface higher than the metal contact layer surface;

5) disposing the two light-emitting epitaxial laminated layers in a parallel and symmetric configuration and forming gaplessly a metal substrate between the two light-emitting epitaxial laminated layers through electroplating or electrocasting, wherein the insulating structure is through the metal substrate and divides the metal substrate into first and second conduction regions, wherein the first semiconductor layer connects to the first conduction region, the second semiconductor layer connects to the second conduction region, the third semiconductor layer connects to the first conduction region; and the fourth semiconductor layer connects to the second conduction region.

12. A light-emitting system comprising a plurality of double-sided LEDs, each LED comprising: a metal substrate including a first conduction region and a second conduction region; an insulating structure through the metal substrate and extending towards two sides of the metal substrate to separate the first conduction region and the second conduction region; a first light-emitting epitaxial laminated layer over a front surface of the metal substrate, comprising at least a first semiconductor layer and a second semiconductor layer from up to bottom forming a PN junction, wherein the first semiconductor layer is coupled to the first conduction region and the second semiconductor layer is coupled to the second conduction region; a second light-emitting epitaxial laminated layer over a back surface of the metal substrate, comprising at least a third semiconductor layer and a fourth semiconductor layer from bottom to up forming a PN junction, wherein the third semiconductor layer is coupled to the first conduction region and the fourth semiconductor layer is coupled to the second conduction region; a gapless junction formed between the first and second light-emitting epitaxial laminated layers and the metal substrate through the insulating structure; wherein the LED is configured such that if the first conduction region and the second conduction region are coupled to electricity, an electrical current flows substantially simultaneously into the first light-emitting epitaxial laminated layer and the second light-emitting epitaxial laminated layer, thereby realizing double-sided light emitting from the front and back surfaces of the metal substrate.

13. The system of claim 12 , wherein the metal substrate is formed through electroplating or electrocasting.

14. The system of claim 13 , wherein the metal substrate comprises at least one of Cu, Mo, CuW, Ni, or Co.

15. The system of claim 12 , wherein the insulating structure is through the metal substrate and extends towards two sides to the first semiconductor layer of the first light-emitting epitaxial laminated layer and the third semiconductor layer of the second light-emitting epitaxial laminated layer.

16. The system of claim 15 , wherein the insulating structure comprises at least one of SU8, BCB, PI, or a light resistance.

17. The system of claim 12 , each LED further comprising metal contact layers formed over surfaces of the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer, respectively, wherein lower surfaces of the metal contact layers over surfaces of the first semiconductor layer and the second semiconductor layer are at a same level surface, and upper surfaces of the metal contact layers over surfaces of the third semiconductor layer and the fourth semiconductor layer are also at a same level surface.

18. The system of claim 12 , wherein the first semiconductor layer and the third semiconductor layer are first-type semiconductor layers, and the second semiconductor layer and the fourth semiconductor layer are second-type semiconductor layers, or the first semiconductor layer and the fourth semiconductor layer are first-type semiconductor layers, and the second semiconductor layer and the third semiconductor layer are second-type semiconductor layers.

19. The system of claim 18 , wherein the first-type and the second-type are different types between N-type and P-type.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2023
From: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: QUANZHOU SANAN SEMICONDUCTOR TECHNOLOGY CO., LTD.
Reel/Frame 065302/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2015
From: HUANG, SHAOHUA; CHAO, CHIH-WEI
To: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD
Reel/Frame 035644/0512 →
Priority Claims (1)
CN 2013 1 0075360 · Mar 11, 2013 · national
Continuity (2)
Continuation PCTCN2014070979 · Jan 21, 2014
Related Publication 20150249182A1 · Sep 3, 2015