Dual non-volatile memory cell comprising an erase transistor
The present disclosure relates to a non-volatile memory cell on a semiconductor substrate, comprising a first transistor comprising a control gate, a floating gate and a drain region, a second transistor comprising a control gate, a floating gate and a drain region, in which the floating gates of the first and second transistors are electrically coupled, and the second transistor comprises a conducting region electrically coupled to its drain region and extending opposite its floating gate through a tunnel dielectric layer.
1. A non-volatile memory cell on a semiconductor substrate, comprising:
a first floating-gate transistor having a control gate, a floating gate, and a drain region; and
a second floating-gate transistor having a control gate, a floating gate, and a drain region, wherein:
the floating gates of the first and second floating-gate transistors are electrically coupled to each other, and
the second floating-gate transistor comprises:
a tunnel dielectric layer extending along the floating gate of the second floating-gate transistor; and
a permanently conductive region electrically coupled to the drain region of the second floating-gate transistor and extending along an opposite side of the tunnel dielectric layer with respect to the floating gate of the second floating-gate transistor.
2. The memory cell according to claim 1 , wherein the floating gates of the first and second floating-gate transistors are formed by a same layer of a conductive material.
3. The memory cell according to claim 1 , wherein the conductive region is a doped region of the substrate.
4. The memory cell according to claim 1 , comprising a select transistor coupling a source region of the first floating-gate transistor to a source line.
5. The memory cell according to claim 4 , wherein the select transistor comprises a vertical control gate embedded in the substrate.
6. A non-volatile memory on a semiconductor substrate, comprising:
a first memory cell that includes:
a first floating-gate transistor having a control gate, a floating gate, and a drain region; and
a second floating-gate transistor having a control gate, a floating gate, and a drain region, wherein:
the floating gates of the first and second floating-gate transistors are electrically coupled to each other, and
the second floating-gate transistor comprises:
a first tunnel dielectric layer extending along the floating gate of the second floating-gate transistor; and
a first permanently conductive region electrically coupled to the drain region of the second floating-gate transistor and extending along an opposite side of the first tunnel dielectric layer with respect to the floating gate of the second floating-gate transistor,
a first bit line electrically coupled to the drain region of the first floating-gate transistor, and
a second bit line electrically coupled to the drain region of the second floating-gate transistor.
7. The memory according to claim 6 , comprising an erasing circuit configured to erase the first memory cell by Fowler Nordheim effect, by extracting negative electric charges from the floating gate of the second floating-gate transistor through the first permanently conductive region.
8. The memory according to claim 6 , comprising a programming circuit configured to program the first memory cell by Fowler Nordheim effect, by injecting negative electric charges into the floating gate of the second floating-gate transistor through the first permanently conducting region.
9. The memory according to claim 6 , comprising a programming circuit configured to program the first memory cell by hot-electron injection, injecting negative electric charges into the floating gate of the first floating-gate transistor using a current circulating in the first floating-gate transistor.
10. The memory according to claim 6 , comprising a read circuit configured to read the first memory cell through the first floating-gate transistor.
11. The memory according to claim 6 , wherein the first memory cell includes a first select transistor coupling a source region of the first floating-gate transistor to a source line, the first select transistor including a vertical control gate embedded in the substrate, the memory further comprising:
a second memory cell that includes:
a third floating-gate transistor having a control gate, a floating gate, and a drain region;
a fourth floating-gate transistor having a control gate, a floating gate, and a drain region;
a second select transistor sharing the control gate of the first select transistor, wherein:
the floating gates of the third and fourth floating-gate transistors are electrically coupled to each other, and
the second floating-gate transistor comprises:
a second tunnel dielectric layer extending along the floating gate of the fourth floating-gate transistor; and
a second permanently conductive region electrically coupled to the drain region of the fourth floating-gate transistor and extending along an opposite side of the second tunnel dielectric layer with respect to the floating gate of the fourth floating-gate transistor.
12. The memory according to claim 11 , comprising:
a third bit line electrically coupled to the drain region of the third floating-gate transistor of the second memory cell, wherein:
the second bit line electrically coupled both to the drain region of the second floating-gate transistor of the first memory cell and to the drain region of the fourth floating-gate transistor of the second memory cell.
13. A non-volatile memory cell, comprising:
a semiconductor substrate;
a first floating-gate transistor having a control gate, a floating gate, a source region, and a drain region, the source and drain regions being doped regions of the semiconductor substrate; and
a second floating-gate transistor having a control gate, a floating gate, a tunnel dielectric layer, a source region, a drain region, and a permanently conductive region, the floating gate of the second floating-gate transistor being electrically coupled to the floating gate of the first floating-gate transistor, the tunnel dielectric layer extending on the semiconductor substrate along the floating gate of the second floating-gate transistor, the permanently conductive region electrically coupling the source and drain regions of the second floating-gate transistor to each other and extending along an opposite side of the tunnel dielectric layer with respect to the floating gate of the second floating-gate transistor.
14. The memory cell according to claim 13 , wherein the floating gates of the first and second floating-gate transistors are formed by a same layer of a conductive material.
15. The memory cell according to claim 13 , wherein the permanently conductive region is a doped region of the substrate.
16. The memory cell according to claim 13 , comprising a select transistor coupling a source region of the first floating-gate transistor to a source line.
17. The memory cell according to claim 16 , wherein the select transistor comprises a vertical control gate embedded in the substrate.