IP Library Granted Patent US 9,514,987
Granted Patent B1
US 9,514,987 · App. 14/744,681 · Granted Dec 6, 2016

Backside contact to final substrate

Inventors: Jeffrey P. Gambino (Portland, OR); Mark D. Jaffe (Shelburne, VT); Steven M. Shank (Jericho, VT); Anthony K. Stamper (Williston, VT)
Assignee: International Business Machines Corporation
H01L21/76898H01L23/481H01L23/4825H01L23/4827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,514,987
App. No.
14/744,681
Granted
Dec 6, 2016
Kind
B1
Abstract

Device structures and fabrication methods for a backside contact to a final substrate An electrically-conducting connection is formed that extends through a device layer of a silicon-on-insulator substrate and partially through a buried insulator layer of the silicon-on-insulator substrate. After the electrically-conducting connection is formed, a handle wafer of the silicon-on-insulator substrate is removed. After the handle wafer is removed, the buried insulator layer is partially removed to expose the electrically-conducting connection. After the buried insulator layer is partially removed, a final substrate is coupled to the buried insulator layer such that the electrically-conducting connection is coupled with the final substrate.

Claims (12)

1. A device structure formed using a silicon-on-insulator substrate, the device structure comprising:

a device layer of the silicon-on-insulator substrate;

a buried insulator layer of the silicon-on-insulator substrate, the buried insulator layer having a first surface in contact with the device layer and a second surface;

a substrate;

a trap-rich layer on the second surface of the buried insulator layer, the trap-rich layer between the substrate and the buried insulator layer; and

an electrically-conducting connection located in a trench extending from the device layer through the buried insulator lay to the trap-rich layer such that the electrically-conducting connection is coupled with the substrate, the electrically-conducting connection at least partially comprised of trap-rich material.

2. The device structure of claim 1 wherein the electrically-conducting connection is a contact plug comprised of a semiconductor material.

3. The device structure of claim 2 wherein the semiconductor material is polycrystalline silicon.

4. The device structure of claim 2 wherein the trench includes a bottom surface and an etch stop at the bottom surface, the etch stop comprised of a dielectric material that etches selective to the semiconductor material of the contact plug.

5. The device structure of claim 4 wherein the dielectric material is comprised of silicon nitride or silicon dioxide.

6. The device structure of claim 1 wherein the electrically-conducting connection is fully comprised of the trap-rich material.

7. The device structure of claim 1 wherein the electrically-conducting connection comprises a portion of the trap-rich layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052561/0161 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2015
From: GAMBINO, JEFFREY P.; JAFFE, MARK D.; SHANK, STEVEN M.; STAMPER, ANTHONY K.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 035868/0830 →