IP Library Granted Patent US 9,406,805
Granted Patent B2
US 9,406,805 · App. 14/749,648 · Granted Aug 2, 2016

Fin-FET

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,406,805
App. No.
14/749,648
Granted
Aug 2, 2016
Kind
B2
Abstract

A Fin-FET and a method of forming the Fin-FET are provided. A substrate is provided, and then a mask layer is formed thereabove. A first trench is formed in the substrate and the mask layer. A semiconductor layer is formed in the first trench. Next, the mask layer is removed such that the semi-conductive layer becomes a fin structure embedded in the substrate and protruded above the substrate. Finally, a gate layer is formed on the fin structure.

Claims (9)

1. A fin field effect transistor (Fin-FET), comprising:

a substrate;

a fin structure embedded in the substrate and protruding above the substrate, wherein the fin structure comprises a tapered structure shrinking towards the substrate and the tapered structure has an angle θ less than 30 degrees;

a gate dielectric layer disposed on a surface of the fin structure; and

a gate layer disposed on the gate dielectric layer.

2. The Fin-FET according to claim 1 , wherein the fin structure comprises a silicon layer, a germanium layer, a silicon-germanium layer or the combination thereof.

3. The Fin-FET according to claim 1 , further comprising a strained silicon layer disposed between the fin structure and the gate dielectric layer.

4. The Fin-FET according to claim 1 , wherein the fin structure comprises a relaxed SiGe layer, and the Fin-FET further comprises a second SiGe layer disposed between the fin structure and the gate dielectric layer, wherein a concentration of Ge in the second SiGe layer is greater than that in the fin structure.

5. The Fin-FET according to claim 1 , wherein the fin structure comprises a relaxed SiGe layer, and the Fin-FET further comprises a strained silicon layer disposed on a sidewall of the fin structure.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2015
From: TSAI, CHEN-HUA; HUANG, RAI-MIN; DAI, SHENG-HUEI; LIN, CHUN-HSIEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 035901/0843 →