IP Library › Granted Patent US 10,229,895
Granted Patent B2
US 10,229,895 · App. 14/772,597 · Granted Mar 12, 2019

Electronic sub-assembly and method for the production of an electronic sub-assembly

Inventors: Thomas Gottwald (Dunningen, DE); Alexander Neumann (Rottweil, DE)
Assignee: SCHWEIZER ELECTRONIC AG
H01L25/072H01L21/486H01L21/4857H01L23/49822H01L23/49827H01L23/49844H01L23/5389H01L24/19H01L24/20H01L24/24H01L24/25H01L24/82H01L24/83H01L25/50H05K1/185H05K3/4608H01L24/29H01L24/32H01L24/75H01L24/92H01L2224/04105H01L2224/221H01L2224/24137H01L2224/2518H01L2224/32013H01L2224/75252H01L2224/7625H01L2224/82001H01L2224/82007H01L2224/82039H01L2224/82105H01L2224/832H01L2224/83048H01L2224/8388H01L2224/83192H01L2224/92144H01L2924/13091H01L2924/3511H05K1/188H05K3/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,229,895
App. No.
14/772,597
Granted
Mar 12, 2019
Kind
B2
Abstract

An electronic sub-assembly ( 36 ) comprising at least one electronic component ( 14 ) embedded in a sequence of layers, wherein the electronic component ( 14 ) is arranged in a recess of an electrically conductive central layer ( 16 ) and directly adjoins a resin layer ( 12, 20 ) on each side.

Claims (22)

1. A method for producing an electronic sub-assembly with the following steps:

providing an electrically conductive starting substrate;

placing at least one first layer made of electrically insulating material;

mounting of at least one component on the at least one first layer of electrically insulating material;

laying on the at least one first layer of electrically insulating material a first electrically conductive layer having at least one recess, the at least one recess being designed in its arrangement and dimensions to match the at least one component so that the at least one component is disposed in the at least one recess;

applying at least a second layer made of electrically insulating material, and at least a second electrically conductive layer;

pressing together the electrically conductive starting substrate, the at least one first layer made of electrically insulating material, the first electrically conductive layer, the at least a second layer made of electrically insulating material and the at least a second electrically conductive layer; and

wherein the step of mounting of the at least one component is followed by the step of laying the first electrically conductive layer, wherein the at least one component has an elevated temperature at the moment of mounting to liquefy the at least one first layer of electrically insulating material below the at least one component.

2. The method according to claim 1 , wherein the at least one component is a power semiconductor, or mounting is performed using a thermode.

3. The method according to claim 1 , wherein the at least one component and the first electrically conductive layer are essentially of the same height, or wherein the first electrically conductive layer is essentially of the same height as the at least one component plus an equalization tolerance.

4. The method according to claim 1 , wherein the at least one recess in the first electrically conductive layer corresponds in its dimensions of width and depth, respectively, at least in portions to the dimensions of the at least one component plus a position tolerance.

5. The method according to claim 1 , and further comprising the step of providing vias on both sides of the at least one component.

6. The method according to claim 5 , wherein the step of providing the vias includes laser drilling and subsequent electroplating, or etching the electrically conductive starting substrate and the at least a second electrically conductive layer and laser drilling of the at least one first layer made of electrically insulating material and the at least a second layer made of electrically insulating material with subsequent electroplating.

7. The method according to claim 1 , wherein the step of mounting comprises mounting of at least two power semiconductors that are arranged alternating with each other in a vertical direction with their terminals.

8. A method for producing an electronic sub-assembly with the following steps:

providing an electrically conductive starting substrate;

placing at least one first layer made of electrically insulating material;

mounting of at least one component on the at least one first layer of electrically insulating material;

laying on the at least one first layer of electrically insulating material a first electrically conductive layer having at least one recess, the at least one recess being designed in its arrangement and dimensions to match the at least one component so that the at least one component is disposed in the at least one recess;

applying at least a second layer made of electrically insulating material, and at least a second electrically conductive layer;

pressing together the electrically conductive starting substrate, the at least one first layer made of electrically insulating material, the first electrically conductive layer, the at least a second layer made of electrically insulating material and the at least a second electrically conductive layer; and

wherein the step of laying the first electrically conductive layer is followed by the step of mounting of the at least one component, wherein the first electrically conductive layer has an elevated temperature at the moment of mounting.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2015
From: GOTTWALD, THOMAS; NEUMANN, ALEXANDER
To: SCHWEIZER ELECTRONIC AG
Reel/Frame 036781/0001 →
Priority Claims (1)
DE 10 2013 102 542 · Mar 13, 2013 · national
Continuity (1)
Related Publication 20160020194A1 · Jan 21, 2016
Cited By (1)
US 12,581,951