CMOS-compatible polycide fuse structure and method of fabricating same

1. A semiconductor structure, comprising:

first and second semiconductor fins disposed above a substrate;

an isolation region disposed above the substrate, between the first and second semiconductor fins, and at a height less than the first and second semiconductor fins;

a polycide fuse structure disposed above the isolation region but not above the first and second semiconductor fins, the polycide fuse structure comprising silicon and a metal; wherein the metal of the polycide fuse structure is nickel or cobalt; and

first and second metal oxide semiconductor (MOS) transistor structures formed from the first and second semiconductor fins, respectively, the MOS transistor structures each comprising a metal gate electrode,

wherein each of the first and second MOS transistor structures further comprises a high-k gate dielectric layer, wherein the high-k gate dielectric layer is disposed between the metal gate electrode and the respective first or second semiconductor fin, and along sidewalls of the metal gate electrode,

wherein a bottom surface of the high-k gate dielectric contacting the isolation region is coplanar with a bottom surface of the polycide fuse structure, and wherein an upper surface of the polycide fuse structure is below an upper surface of the metal gate electrode,

wherein the first semiconductor fin is of a first plurality of semiconductor fins and the second semiconductor fin is of a second plurality of semiconductor fins, wherein the first MOS transistor structure is formed from the first plurality of semiconductor fins and the second MOS transistor structure is formed from the second plurality of semiconductor fins, and wherein the first and second pluralities of semiconductor fins are electrically coupled to an underlying bulk semiconductor substrate.

2. The semiconductor structure of claim 1 , wherein the polycide fuse structure is not programmed and comprises a layer of metal silicide on a layer of polysilicon.

3. The semiconductor structure of claim 1 , wherein the polycide fuse structure is programmed and comprises a mixture of the silicon and the metal.

4. The semiconductor structure of claim 1 , wherein the polycide fuse structure is a planar polycide fuse structure.

5. A semiconductor structure, comprising:

first and second semiconductor fins disposed above a substrate;

a polycide fuse structure disposed over the first semiconductor fin but not over the second semiconductor fin, the polycide fuse structure comprising silicon and a metal; and

a metal oxide semiconductor (MOS) transistor structure formed from the second semiconductor fin but not from the first semiconductor fin, the MOS transistor structure comprising a metal gate electrode,

wherein the first semiconductor fin is of a first plurality of semiconductor fins and the second semiconductor fin is of a second plurality of semiconductor fins, wherein the polycide fuse structure is disposed above the first plurality of semiconductor fins but not above the second plurality of semiconductor fins, and wherein the MOS transistor structure is formed from the second plurality of semiconductor fins but not from the first plurality of semiconductor fins.

6. The semiconductor structure of claim 5 , wherein the first and second pluralities of semiconductor fins are electrically coupled to an underlying bulk semiconductor substrate.