IP Library Granted Patent US 9,589,886
Granted Patent B2
US 9,589,886 · App. 14/791,859 · Granted Mar 7, 2017

Semiconductor device, method of manufacturing thereof, circuit board and electronic apparatus

Inventor: Haruki Ito (Chino, JP)
Assignee: Seiko Epson Corporation
H01L23/5226H01L23/3114H01L23/49816H01L23/5329H01L24/13H01L24/14H01L24/17H01L2224/02331H01L2224/13014H01L2224/14131H01L2224/16225H01L2924/0002H01L2924/013H01L2924/014H01L2924/01022H01L2924/01029H01L2924/01074H01L2924/186
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,589,886
App. No.
14/791,859
Granted
Mar 7, 2017
Kind
B2
Abstract

A semiconductor device is provided having a semiconductor element including a plurality of electrodes; first wirings coupled to the electrodes and directed toward a center of the semiconductor element from a portion coupled to the electrodes; second wirings coupled between the first wirings and external terminals, the second wirings being directed to an outer area of the semiconductor element relative to the center; and at least one resin layer formed between the first wirings and the second wirings.

Claims (27)

1. A semiconductor device comprising:

a substrate having a center and a plurality of edges spaced apart from the center;

an electrode that is disposed over the substrate;

a first wiring that is disposed over the substrate and electrically connected to the electrode, the first wiring extending, in a plan view of the substrate, in a first direction from one of the edges to the center;

an insulating layer that is disposed over the first wiring;

a second wiring that is disposed over the insulating layer and electrically connected to the first wiring through a hole in the insulating layer, the second wiring extending, the plan view of the substrate, in a second and non-overlapping direction from the center back towards the one edge; and

a terminal that is disposed over the second wiring and directly electrically connected to the second wiring;

wherein an angle between the first wiring and the second wiring is 90 degrees or less in the plan view of the substrate; and

wherein the angle of a part of the first wiring and a part of the second wiring adjacent to the hole is acute in the plan view.

2. The semiconductor device according to claim 1 ,

the electrode that is disposed over a circumference of the substrate.

3. The semiconductor device according to claim 1 ,

wherein the insulating layer contains a resin.

4. The semiconductor device according to claim 1 ,

wherein the hole is at a vertex of the angle.

5. The semiconductor device according to claim 1 , further comprising:

a second insulating layer that is disposed so as to cover the first wiring and the second wiring.

6. The semiconductor device according to claim 1 ,

wherein the second insulating layer contains a resin.

7. An electronic apparatus comprising the semiconductor device according to claim 1 .

8. A semiconductor device comprising:

a substrate having a center and a plurality of edges spaced apart from the center;

an electrode that is disposed over the substrate;

a first wiring that is disposed over the substrate and electrically connected to the electrode, the first wiring extending, in a plan view of the substrate, in a first direction from one of the edges to the center;

an insulating layer that is disposed over the first wiring;

a second wiring that is disposed over the insulating layer and electrically connected to the first wiring through a hole in the insulating layer, the second wiring extending, in the plan view of the substrate, in a second and non-overlapping direction from the center back towards the one edge; and

a terminal that is disposed over the second wiring and directly electrically connected to the second wiring.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2019
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 050265/0622 →
Priority Claims (1)
JP 2003-419406 · Dec 17, 2003 · national
Continuity (6)
Continuation 14469752 · Aug 27, 2014
Continuation 13908531 · Jun 3, 2013
Continuation 13156686 · Jun 9, 2011
Continuation 12569478 · Sep 29, 2009
Division 11016504 · Dec 17, 2004
Related Publication 20150311155A1 · Oct 29, 2015