IP Library Granted Patent US 9,502,410
Granted Patent B1
US 9,502,410 · App. 14/792,591 · Granted Nov 22, 2016

Semiconductor structure and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,502,410
App. No.
14/792,591
Granted
Nov 22, 2016
Kind
B1
Abstract

The present invention provides a semiconductor structure, including a substrate having a first fin structure and a second fin structure disposed thereon, a first isolation region located between the first fin structure and the second fin structure, a second isolation region located opposite the first fin structure from the first isolation region, and at least an epitaxial layer disposed on the side of the first fin structure and the second fin structure. The epitaxial layer has a bottom surface, the bottom surface extending from the first fin structure to the second fin structure, and the bottom surface is lower than a bottom surface of the first isolation region and a top surface of the second isolation region.

Claims (12)

1. A semiconductor structure, comprising:

a substrate having a first fin structure and a second fin structure disposed thereon;

a first isolation region located between the first fin structure and the second fin structure;

a second isolation region located opposite the first fin structure from the first isolation region; and

at least an epitaxial layer disposed on the side of the first fin structure and the second fin structure, wherein the epitaxial layer has a bottom surface, the bottom surface extending from the first fin structure to the second fin structure, and the bottom surface is lower than a bottom surface of the first isolation region and a top surface of the second isolation region, in addition, the epitaxial layer has a stepped-shaped sidewall profile.

2. The semiconductor structure of claim 1 , further comprising at least one gate structure crossing over the first fin structure and the second fin structure.

3. The semiconductor structure of claim 2 , wherein the gate structure covers the first fin structure asymmetrically.

4. The semiconductor structure of claim 2 , wherein at least one gate structure comprises two epitaxial layers disposed on two sides of the gate structure respectively, wherein the two epitaxial layers have different volumes.

5. The semiconductor structure of claim 1 , wherein the depth of the second isolation region is larger than the depth of the first isolation region.

6. The semiconductor structure of claim 1 , wherein the bottom surface of the epitaxial layer is a flat surface, and the epitaxial layer further comprises two sidewalls.

7. The semiconductor structure of claim 6 , wherein the angle between the flat surface and one of the sidewall is larger than 90 degrees.

8. The semiconductor structure of claim 1 , wherein the bottom surface of the epitaxial layer has an angle.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2015
From: FENG, LI-WEI; TSAI, SHIH-HUNG; LIU, HON-HUEI; LIN, CHAO-HUNG; HUANG, NAN-YUAN; JENQ, JYH-SHYANG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 036003/0128 →