IP Library Granted Patent US 9,559,685
Granted Patent B1
US 9,559,685 · App. 14/798,289 · Granted Jan 31, 2017

Power and data switch

Inventors: Jay Li (Sunnyvale, CA); Albert Chen (Saratoga, CA); John Othniel McDonald (Mountain House, CA)
Assignee: Silego Technology, Inc.
H03K17/687H03K17/6874
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,559,685
App. No.
14/798,289
Granted
Jan 31, 2017
Kind
B1
Abstract

A single integrated circuit that supports both power switching and data switching is disclosed. In some embodiments, the integrated circuit comprises a driver circuit configured to drive a switch of an associated line in a power mode or in a data mode and one or more decoupling capacitor ground switches, wherein each decoupling capacitor ground switch connects an associated decoupling capacitor to ground in the power mode and wherein each decoupling capacitor ground switch leaves an associated decoupling capacitor floating in the data mode.

Claims (24)

1. An integrated circuit, comprising:

a driver circuit configured to drive a switch of an associated line in a power mode or in a data mode; and

one or more decoupling capacitor ground switches, wherein each decoupling capacitor ground switch connects an associated decoupling capacitor to ground in the power mode and wherein each decoupling capacitor ground switch leaves an associated decoupling capacitor floating in the data mode.

2. The integrated circuit of claim 1 , wherein the line comprises a power rail in power mode.

3. The integrated circuit of claim 1 , wherein the line comprises a high speed data line in data mode.

4. The integrated circuit of claim 1 , wherein the line switch comprises a MOSFET (metal-oxide-semiconductor field-effect transistor).

5. The integrated circuit of claim 1 , wherein the line switch comprises a power MOSFET (metal-oxide-semiconductor field-effect transistor).

6. The integrated circuit of claim 1 , wherein the line switch comprises two MOSFETs (metal-oxide-semiconductor field-effect transistors) configured in series in a back-to-back reverse blocking configuration.

7. The integrated circuit of claim 1 , wherein the driver circuit is configured to drive a gate of the switch to a higher voltage in power mode and a lower voltage in data mode.

8. The integrated circuit of claim 1 , wherein the driver circuit comprises a charge pump.

9. The integrated circuit of claim 1 , wherein the integrated circuit comprises an input control pin for selecting the power mode or data mode.

10. The integrated circuit of claim 1 , wherein the integrated circuit comprises a power supply input pin.

11. A method comprising,

configuring a driver circuit to drive a switch of an associated line in a power mode or in a data mode; and

configuring each of one or more decoupling capacitor ground switches to connect an associated decoupling capacitor to ground in the power mode and to leave an associated decoupling capacitor floating in the data mode.

12. The method of claim 11 , wherein the line comprises a power rail in power mode.

13. The method of claim 11 , wherein the line comprises a high speed data line in data mode.

14. The method of claim 11 , wherein the line switch comprises a MOSFET (metal-oxide-semiconductor field-effect transistor).

15. The method of claim 11 , wherein the line switch comprises a power MOSFET (metal-oxide-semiconductor field-effect transistor).

16. The method of claim 11 , wherein the line switch comprises two MOSFETs (metal-oxide-semiconductor field-effect transistors) configured in series in a back-to-back reverse blocking configuration.

17. The method of claim 11 , wherein the driver circuit is configured to drive a gate of the switch to a higher voltage in power mode and a lower voltage in data mode.

18. The method of claim 11 , wherein the driver circuit comprises a charge pump.

19. The method of claim 11 , further comprising configuring an input pin of an associated integrated circuit as a control signal for selecting the power mode or data mode.

20. The method of claim 11 , further comprising configuring an input pin of an associated integrated circuit as a power supply input pin.

Assignments (2)
CHANGE OF NAME Recorded Nov 22, 2022
From: SILEGO TECHNOLOGY, INC.
To: RENESAS DESIGN TECHNOLOGY INC.
Reel/Frame 061987/0827 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2015
From: LI, JAY; CHEN, ALBERT; MCDONALD, JOHN OTHNIEL
To: SILEGO TECHNOLOGY, INC.
Reel/Frame 036686/0413 →
Continuity (1)
Provisional Application 62023745 · Jul 11, 2014