IP Library › Granted Patent US 9,601,507
Granted Patent B2
US 9,601,507 · App. 14/800,948 · Granted Mar 21, 2017

Semiconductor device and method of manufacturing semiconductor device

Inventor: Munio Ishimura (Suzuka, JP)
Assignee: Kabushiki Kaisha Toshiba
H01L27/11582H01L21/32055H01L21/32139H01L21/76805H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,601,507
App. No.
14/800,948
Granted
Mar 21, 2017
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes an insulating layer provided on a semiconductor substrate, an opening provided on the insulating layer, a spacer film provided in a side wall of the opening in a stepped shape, and configured to have an etching resistance lower than that of the insulating layer, and a conductive body provided in the opening to be configured to cover the spacer film.

Claims (38)

1. A semiconductor device comprising:

an insulating layer provided on a semiconductor substrate;

an opening provided on the insulating layer;

a spacer film provided in a side wall of the opening in a stepped shape, a material of the spacer film being different from that of the insulating layer;

a conductive body provided in the opening to be configured to cover the spacer film, wherein a height of the spacer film is lower than that of the insulating layer, and an insulating film provided between the side wall of the opening and the spacer film, and extending under a bottom of the spacer film wherein a height of the spacer film is lower than that of the insulating film.

2. The semiconductor device of claim 1 ,

wherein a top surface of the conductive body is formed to have a dimension larger than that of a bottom surface.

3. The semiconductor device of claim 2 , further comprising:

a lower layer wiring connected to the bottom surface of the conductive body; and

an upper layer wiring connected to the top surface of the conductive body.

4. The semiconductor device of claim 3 ,

wherein the spacer film is an insulating body.

5. The semiconductor device of claim 3 ,

wherein the conductive body is a contact plug.

6. The semiconductor device of claim 1 ,

wherein the conductive body is a wiring.

7. A semiconductor device comprising:

an insulating layer provided on a semiconductor substrate;

an opening provided in the insulating layer;

a first spacer film provided in a side wall of the opening, a material of the first spacer film being different from that of the insulating layer;

a second spacer film provided in a side wall of the first spacer film in a stepped shape, a material of the second spacer film being different from that of the first spacer film; and

a conductive body provided in the opening to be configured to cover the second spacer film, wherein a height of the second spacer film is lower than that of the first spacer film.

8. The semiconductor device of claim 7 ,

wherein the insulating layer and the second spacer film are made of the same material.

9. The semiconductor device of claim 8 ,

wherein the first spacer film is an insulating body.

10. The semiconductor device of claim 9 ,

wherein the insulating layer and the second spacer film are made of SiO2, and the first spacer film is made of Al2O3.

11. The semiconductor device of claim 7 ,

wherein a top surface of the conductive body is formed to have a dimension larger than that of a bottom surface.

12. The semiconductor device of claim 11 , further comprising:

a lower layer wiring connected to the bottom surface of the conductive body; and

an upper layer wiring connected to the top surface of the conductive body.

13. The semiconductor device of claim 12 ,

wherein the conductive body is a contact plug.

14. The semiconductor device of claim 7 ,

wherein the conductive body is a wiring.

15. The semiconductor device of claim 7 , wherein the first spacer film extends under a bottom of the second spacer film.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2015
From: ISHIMURA, MUNIO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 036109/0921 →
Priority Claims (1)
JP 2015-052932 · Mar 17, 2015 · national
Continuity (1)
Related Publication 20160276262A1 · Sep 22, 2016