IP Library Granted Patent US 9,514,292
Granted Patent B2
US 9,514,292 · App. 14/801,180 · Granted Dec 6, 2016

Multi-factor authentication using a combined secure pattern

Inventor: Bertrand F. Cambou (Flagstaff, AZ)
Assignee: Bertrand F. Cambou
G06F21/316H04L63/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,514,292
App. No.
14/801,180
Granted
Dec 6, 2016
Kind
B2
Abstract

A method and system for multi-factor authentication. The method involves combining a plurality of authentication patterns into a combined secure pattern by inserting one or more spacing states into the one authentication pattern at locations based on the values of the another authentication pattern.

Claims (35)

1. A method of multi-factor authentication comprising:

receiving a first authentication pattern comprising a first plurality of bits;

receiving a second authentication pattern comprising a first digit; and

combining the first authentication pattern and the second authentication pattern into a first combined secure pattern by inserting a first spacing state into the first authentication pattern after a bit location in the first authentication pattern corresponding to the value of the first digit of the second authentication pattern,

wherein the first combined secure pattern comprises each of the first plurality of bits of the first authentication pattern and the first spacing state, and

wherein the first spacing state is a zero state, a one state, a no care state, or a blocking state.

2. The method of claim 1 , further comprising:

receiving a third authentication pattern comprising a first digit; and

combining the first combined secure pattern and the third authentication pattern into a second combined secure pattern by inserting a second spacing state into the first combined secure pattern after a bit location in the first combined secure pattern corresponding to the value of the first digit of the third authentication pattern,

wherein the second combined secure pattern comprises each of the first plurality of bits of the first authentication pattern, the first spacing state, and the second spacing state, and

wherein the second spacing state is a zero state, a one state, a no care state, or a blocking state.

3. The method of claim 2 further comprising:

comparing the second combined secure pattern to a stored reference pattern in a memory circuit to authenticate a user.

4. The method of claim 3 , wherein the memory circuit is one of a random access memory (RAM) or a content addressable memory (CAM).

5. The method of claim 1 further comprising:

comparing the first combined secure pattern to a stored reference pattern in a memory circuit to authenticate a user.

6. The method of claim 5 , wherein the memory circuit is one of a random access memory (RAM) or a content addressable memory (CAM).

7. The method of claim 1 , wherein the first spacing state is inserted into the first authentication pattern after the bit location in the first authentication pattern equal to the value of the first digit of the second authentication pattern.

8. The method of claim 1 , wherein the first spacing state is inserted into the first authentication pattern after the bit location in a first range of bits in the first authentication pattern corresponding to the value of the first digit of the second authentication pattern.

9. A system for multi-factor authentication, the system comprising:

a central processor unit configured to

receive a first authentication pattern comprising a first plurality of bits;

receive a second authentication pattern comprising a first digit; and

combine the first authentication pattern and the second authentication pattern into a first combined secure pattern by inserting a first spacing state into the first authentication pattern after a bit location in the first authentication pattern corresponding to the value of the first digit of the second authentication pattern,

wherein the first combined secure pattern comprises each of the first plurality of bits of the first authentication pattern and the first spacing state, and

wherein the first spacing state is a zero state, a one state, a no care state, or a blocking state.

10. The system of claim 9 , wherein the central processor unit is further configured to

receive a third authentication pattern comprising a first digit; and

combine the first combined secure pattern and the third authentication pattern into a second combined secure pattern by inserting a second spacing state into the first combined secure pattern after a bit location in the first combined secure pattern corresponding to the value of the first digit of the third authentication pattern,

wherein the second combined secure pattern comprises each of the first plurality of bits of the first authentication pattern, the first spacing state, and the second spacing state, and

wherein the second spacing state is a zero state, a one state, a no care state, or a blocking state.

11. The system of claim 10 , further comprising a memory circuit configured to compare the second combined secure pattern to a stored reference pattern to authenticate a user.

12. The system of claim 11 , wherein the memory circuit is one of a random access memory (RAM) or a content addressable memory (CAM).

13. The system of claim 9 , further comprising a memory circuit configured to compare the first combined secure pattern to a stored reference pattern to authenticate a user.

14. The system of claim 13 , wherein the memory circuit is one of a random access memory (RAM) or a content addressable memory (CAM).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2025
From: CAMBOU, BERTRAND
To: HIGH ENTROPY SECURITY
Reel/Frame 072184/0561 →
Continuity (2)
Provisional Application 62147244 · Apr 14, 2015
Related Publication 20160306953A1 · Oct 20, 2016