IP Library Granted Patent US 9,678,530
Granted Patent B2
US 9,678,530 · App. 14/819,444 · Granted Jun 13, 2017

Clock skew adjusting structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,678,530
App. No.
14/819,444
Granted
Jun 13, 2017
Kind
B2
Abstract

An clock skew adjusting structure is provided. The clock skew adjusting structure includes a substrate, a wiring structure, a first active component and a second active component. The wiring structure includes at least a wiring layer and at least a via, the via is configured for different wiring layers to be electrically connected with each other. The first active component is formed on the substrate and configured for delivering a clock signal to the wiring structure. The second active component is formed on the substrate and electrically connected to the first active component through the wiring structure thus forming a timing path. The second active component receives the clock signal through the timing path.

Claims (9)

1. An clock skew adjusting structure comprising:

a substrate;

a wiring structure including a plurality of wiring layers and a plurality of via arrays, wherein each one of the wiring layers in shape of a ring, the via arrays are configured for different wiring layers to be electrically connected with each other;

a first active component formed on the substrate and configured for delivering a clock signal to the wiring structure; and

a second active component formed on the substrate and electrically connected to the first active component through the wiring structure thus forming a timing path, the second active component receiving the clock signal through the timing path,

wherein each one of the wiring layers cooperatively formed a three-dimensional structure, each one of the via array including a plurality of vias.

2. The clock skew adjusting structure as claimed in claim 1 , wherein the first active component and the second active component are one of a clock source, a flip-flop and an active delay cell.

3. The clock skew adjusting structure as claimed in claim 1 , wherein the wiring structure is a non-active wire delay module.

4. The clock skew adjusting structure as claimed in claim 1 , wherein different wiring layers include wires with different widths.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2015
From: CHEN, CHIEN-HUNG
To: UNITED MICROELECTRONICS CORPORATION
Reel/Frame 036263/0334 →