IP Library Granted Patent US 9,568,676
Granted Patent B2
US 9,568,676 · App. 14/824,759 · Granted Feb 14, 2017

Method for producing an integrated optical circuit

Inventors: Tom Collins (Munich, DE); Martijn Tassaert (Munich, DE)
Assignee: Caliopa NV
G02B6/1228G02B6/12002G02B6/12004G02B6/13G02B6/131G02B6/4257H01S3/0637H01S5/2206H01S5/2207H01S5/2209G02B2006/12078G02B2006/12128G02B2006/12173G02B2006/12176G02B2006/12178
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,568,676
App. No.
14/824,759
Granted
Feb 14, 2017
Kind
B2
Abstract

A method for producing an integrated optical circuit comprising an active device and a passive waveguide circuit includes: applying an active waveguide structure on a source wafer substrate; exposing a portion of the source wafer substrate by selectively removing the active waveguide structure; applying a passive waveguide structure on the exposed portion of the source wafer substrate, wherein an aggregation of the active waveguide structure and the passive waveguide structure forms the active device, the active device having a bottom surface facing the source wafer substrate; removing the source wafer substrate from the active device; and attaching the active device to a target substrate comprising the passive waveguide circuit such that the bottom surface of the active device faces the target substrate.

Claims (19)

1. A method for producing an integrated optical circuit comprising an active device and a passive waveguide circuit, the method comprising:

applying an active waveguide structure on a source wafer substrate;

exposing a portion of the source wafer substrate by selectively removing the active waveguide structure;

applying a passive waveguide structure on the exposed portion of the source wafer substrate, wherein an aggregation of the active waveguide structure and the passive waveguide structure forms the active device, the active device having a bottom surface facing the source wafer substrate;

removing the source wafer substrate from the active device; and

attaching the active device to a target substrate comprising the passive waveguide circuit such that the bottom surface of the active device faces the target substrate,

wherein applying the active waveguide structure on the source wafer substrate comprises growing a III-V thin-film on the source wafer substrate, and

wherein applying the passive waveguide structure on the exposed portion of the source wafer substrate comprises re-growing the III-V thin-film on the exposed portion of the source wafer substrate.

2. The method of claim 1 , comprising:

using an intermediate substrate to attach the active device to the target substrate.

3. The method of claim 1 , comprising:

using transfer printing to attach the active device to the target substrate.

4. The method of claim 1 ,

wherein the growing the III-V thin-film on the source wafer substrate comprises disposing a multiple quantum wells layer embedded in a doped layer structure over the source wafer substrate; and

wherein the re-growing the III-V thin-film on the exposed portion of the source wafer substrate comprises disposing a passive layer embedded in a non-doped layer structure over the exposed portion of the source wafer substrate.

5. The method of claim 1 , comprising:

disposing a common contact layer on a top surface of the applied active and passive waveguide structures before attaching the active device to the target substrate, the top surface of the applied active and passive waveguide structures being opposite to the bottom surface of the active device.

6. The method of claim 5 ,

wherein the common contact layer comprises bumps at a top surface of the active device making the top surface uneven, the top surface of the active device being opposite to the bottom surface of the active device.

Assignments (3)
CHANGE OF NAME Recorded Sep 24, 2020
From: CALIOPA NV
To: HUAWEI TECHNOLOGIES RESEARCH & DEVELOPMENT BELGIUM NV
Reel/Frame 053875/0404 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2016
From: HUAWEI TECHNOLOGIES CO., LTD.
To: CALIOPA NV
Reel/Frame 039769/0628 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2015
From: COLLINS, TOM; TASSAERT, MARTIJN
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 036311/0531 →
Priority Claims (1)
EP 14180862 · Aug 13, 2014 · regional
Continuity (1)
Related Publication 20160047983A1 · Feb 18, 2016