IP Library Granted Patent US 10,153,157
Granted Patent B2
US 10,153,157 · App. 14/835,832 · Granted Dec 11, 2018

P-FET with graded silicon-germanium channel

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,157
App. No.
14/835,832
Granted
Dec 11, 2018
Kind
B2
Abstract

A method of forming a semiconductor structure includes forming a silicon-germanium layer on a semiconductor region of a substrate having a specific concentration of germanium atoms. The semiconductor region and the silicon-germanium layer are annealed to induce a non-homogenous thermal diffusion of germanium atoms from the silicon-germanium layer into the semiconductor region to form a graded silicon-germanium region. Another method of forming a semiconductor structure includes etching a semiconductor region of the substrate to form a thinned semiconductor region. A silicon-germanium layer is formed on the thinned semiconductor region having a graded germanium concentration profile.

Claims (15)

1. A semiconductor structure comprising a p-FET region and an n-FET region, the semiconductor structure comprising:

a graded silicon-germanium fin in the p-FET region extending upward from a top surface of a buried dielectric layer of a semiconductor substrate, wherein the graded silicon-germanium fin comprises a concentration of germanium atoms across an entire height of the graded silicon-germanium fin, wherein the concentration of germanium atoms is increasing in a direction perpendicular to a height of the graded silicon-germanium fin, such that the concentration of germanium increases towards vertical sidewalls of a gate structure partially surrounding a portion of the graded silicon-germanium fin and the concentration of germanium decreases towards a vertical center of the graded silicon-germanium fin, wherein the concentration of germanium is highest along the vertical sidewalls of the gate structure; and

wherein the graded silicon-germanium fin has substantially similar dimensions as a silicon fin in the n-FET region extending upward from the top surface of the buried dielectric layer of the semiconductor substrate, wherein a width and the height of the graded silicon-germanium fin are substantially similar to a width and a height of the silicon fin, respectively.

2. The semiconductor structure of claim 1 , wherein the concentration of germanium atoms gradually increasing towards the sidewalls of the graded silicon-germanium fin comprises an atomic concentration of approximately 25% to 45% of germanium.

3. A semiconductor structure comprising:

a silicon fin above and in direct contact with a buried dielectric layer of a semiconductor substrate, the silicon fin located in an n-FET region; and

a silicon-germanium fin above and in direct contact with the buried dielectric layer, the silicon-germanium fin located in a p-FET region, a concentration of germanium across an entire height of the silicon-germanium fin increases in a direction perpendicular to the height of the silicon-germanium fin, such that the concentration of germanium increases towards vertical sidewalls of the silicon-germanium fin, wherein the concentration of germanium is highest along the vertical sidewalls of the silicon-germanium fin,

wherein a width and a height of the silicon fin are substantially similar to a width and the height, respectively, of the silicon-germanium fin.

4. The semiconductor structure of claim 3 , wherein the concentration of germanium atoms increasing towards the vertical sidewalls of the silicon-germanium fin comprises an atomic concentration of approximately 25% to 45% of germanium.

5. A semiconductor structure, comprising:

a silicon fin above and in direct contact with a buried dielectric layer of a semiconductor substrate, the silicon fin located in an n-FET region; and

a silicon-germanium fin above and in direct contact with the buried dielectric layer, the silicon-germanium fin located in a p-FET region, the germanium concentration across an entire height of the silicon-germanium fin varies across its width such that the germanium concentration decreases according to a gradient profile from each sidewall to its center, and the gradient profile is symmetric about a vertical center line of the silicon-germanium fin,

wherein the germanium concentration along an uppermost surface of the silicon-germanium fin varies from each sidewall to its center in accordance with the gradient profile, wherein the concentration of germanium is highest along the sidewalls of the silicon-germanium fin.

6. The semiconductor structure of claim 5 , wherein the concentration of germanium atoms increasing towards the sidewalls of the silicon-germanium fin comprises an atomic concentration of approximately 25% to 45% of germanium.

7. The semiconductor structure of claim 5 , wherein a width of the silicon-germanium fin is substantially similar to a width of the silicon fin.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2015
From: CHENG, KANGGUO; KHAKIFIROOZ, ALI; LU, DARSEN D.; REZNICEK, ALEXANDER
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 036422/0529 →