IP Library Granted Patent US 10,199,989
Granted Patent B2
US 10,199,989 · App. 14/850,531 · Granted Feb 5, 2019

Low voltage feedforward current assist ethernet line driver

Inventors: Sumantra Seth (Bangalore, IN); Ashwin Ramachandran (Corvallis, OR); Gururaj Ghorpade (Bangalore, IN)
Assignee: Texas Instruments Incorporated
H03F1/0277H03F3/30H03F3/3032H03F3/45475H03F3/72H03F2200/513H03F2203/45116H03F2203/45526
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,199,989
App. No.
14/850,531
Granted
Feb 5, 2019
Kind
B2
Abstract

Described examples include Ethernet physical layer (PHY) interface integrated circuits with transmit interface circuitry for transmitting data to an Ethernet network through a magnetic interface, which includes a voltage mode first amplifier with an output that generates a first voltage signal from a supply voltage according to a data input signal. The transmit interface circuit also includes a feedforward second amplifier circuit with an output stage that operates in a first mode to generate a current signal from the supply voltage according to the first voltage signal and to provide the current signal to the first amplifier output to boost a peak voltage at the output above the supply voltage to facilitate support for higher peak signal voltage swings for 10Base-T applications while using 2.5 volt or other low voltage supply levels.

Claims (50)

1. A physical layer (PHY) network interface integrated circuit (IC) to interface a host system with a network, comprising:

a transceiver circuit to receive outgoing data from a media independent interface of the host system, and to send transmit data to the network according to the outgoing data, the transceiver circuit comprising a transmit interface circuit, the transmit interface circuit including:

a first amplifier circuit including a first amplifier having a first amplifier input to receive a first amplifier input signal representing the transmit data, and a first amplifier output to provide a first amplifier output signal at least partially according to the first amplifier input signal, and

a second amplifier circuit including a second amplifier having a second amplifier input coupled with the first amplifier output to receive the first amplifier output signal, and a second amplifier output circuit coupled with the first amplifier output, the second amplifier output circuit operative in a first mode to selectively provide a feedforward current output signal to the first amplifier output at least partially according to the first amplifier output signal to increase a voltage swing at the first amplifier output, the feedforward current signal increasing output of the first amplifier above its operating voltage, the second amplifier output circuit operative in a second mode to refrain from providing the feedforward current output signal to the first amplifier output.

2. The PHY network interface IC of claim 1 , wherein the first amplifier output provides the first amplifier output signal as a voltage signal at least partially according to the first amplifier input signal.

3. The PHY network interface IC of claim 1 , wherein the first amplifier circuit comprises:

a differential amplifier, including:

a first input and a second input to receive a differential first amplifier input signal, and

a first output and a second output to provide the first amplifier output signal as a differential voltage; and

a second feedback circuit coupled between the second input and the second output of the differential amplifier.

4. The PHY network interface IC of claim 3 , wherein the second amplifier output circuit is operative in the first mode to selectively provide the feedforward current output signal independent of the first and second feedback circuits of the first amplifier circuit.

5. The PHY network interface IC of claim 4 , wherein the second amplifier circuit comprises:

the second amplifier with a second amplifier output coupled to provide a second signal to a load resistor at least partially according to the first amplifier output signal, and

a feedback circuit coupled between the second amplifier output and the second amplifier input to set a amplifier gain of the second amplifier; and

wherein the second amplifier output circuit comprises a current mirror circuit operative in the first mode to provide the feedforward current output signal to the first amplifier output according to the second signal and a feedforward gain value.

6. The PHY network interface IC of claim 5 , wherein the feedforward gain value is greater than 1.

7. The PHY network interface IC of claim 5 , wherein the second amplifier gain value is unity.

8. The PHY network interface IC of claim 5 , further comprising a mode control circuit to provide a control signal to set the mode of the transceiver circuit to the first mode or the second mode, wherein the second amplifier circuit is operative in response to the control signal setting the mode of the transceiver circuit to the second mode to disable the current mirror circuit to prevent the second amplifier output circuit from providing the feedforward current output signal to the first amplifier output.

9. The PHY network interface IC of claim 5 , wherein the second amplifier provides a second current signal to generate a second voltage signal across a load resistor at least partially according to the first amplifier output signal.

10. The PHY network interface IC of claim 4 , wherein a gain value of the second amplifier circuit is unity.

11. The PHY network interface IC of claim 1 , wherein the first amplifier circuit comprises a feedback circuit coupled between the first amplifier input and the first amplifier output; and

wherein the second amplifier output circuit is operative in the first mode to selectively provide the feedforward current output signal independent of the feedback circuit of the first amplifier circuit.

12. The PHY network interface IC of claim 11 , wherein the second amplifier circuit comprises:

a second amplifier with a second amplifier output coupled to provide a second signal to a load resistor at least partially according to the first amplifier output signal, and

a feedback circuit coupled between the second amplifier output and the second amplifier input to set a amplifier gain of the second amplifier; and

wherein the second amplifier output circuit comprises a current mirror circuit operative in the first mode to provide the feedforward current output signal to the first amplifier output according to the third signal and a feedforward gain value.

13. The PHY network interface IC of claim 1 , wherein the second amplifier circuit comprises:

a second amplifier with a second amplifier output coupled to provide a second signal to a load resistor at least partially according to the first amplifier output signal, and

a feedback circuit coupled between the second amplifier output and the second amplifier input to set a amplifier gain of the second amplifier; and

wherein the second amplifier output circuit comprises a current mirror circuit operative in the first mode to provide the feedforward current output signal to the first amplifier output according to the second signal and a feedforward gain value.

14. The PHY network interface IC of claim 13 , wherein the second amplifier provides a second current signal to generate a second voltage signal across a load resistor at least partially according to the first amplifier output signal.

15. The PHY network interface IC of claim 1 , wherein the second amplifier is a class AB amplifier.

16. A transmit interface circuit, comprising:

a first amplifier circuit with a first input to receive a data input signal, and a first amplifier output to generate a first amplifier output voltage signal according to the data input signal;

a first feedback circuit coupled between the first amplifier input and the first amplifier output to set a first amplifier gain of the first amplifier circuit;

a transconductance amplifier including a transconductance amplifier input coupled with the first amplifier output to receive the first amplifier output signal, and a transconductance amplifier output to provide a current output signal according to the first amplifier output voltage signal;

a load resistor coupled to the transconductance amplifier output to provide a load voltage signal according to the current output signal;

a second feedback circuit coupled between the transconductance amplifier output and the transconductance amplifier input to set a gain of the transconductance amplifier;

a current mirror circuit, including:

a first transistor operative when a control signal is in a first state to conduct a first mirror current according to the load voltage signal, the first transistor operative when the control signal is in a different second state to refrain from conducting current; and

a second transistor coupled with the first amplifier output and with the first transistor, the second transistor operative when the control signal is in the first state to selectively generate a feedforward current output signal according to current flow in the first transistor and a feed forward gain value, and to provide the feedforward current output signal to the first amplifier output to selectively boost a voltage at the first amplifier output above a supply voltage of the transmit interface circuit according to the data input signal.

17. The transmit interface circuit of claim 16 , wherein the first amplifier circuit, the transconductance amplifier and the current mirror circuit are differential circuits, wherein the data input signal is a differential signal; and wherein the first amplifier output voltage signal is a differential signal to drive a transformer primary winding.

18. The transmit interface circuit of claim 16 , wherein the current mirror circuit generates a feedforward current output signal independent of the first feedback circuit when the control signal is in the first state.

19. The transmit interface circuit of claim 16 , wherein the feedforward gain value is greater than 1.

20. The transmit interface circuit of claim 16 , wherein the transconductance amplifier gain is unity.

21. An Ethernet network interface circuit for transmitting data to an Ethernet network through a magnetic interface, the network interface circuit comprising:

a voltage mode driver circuit with an output to generate a voltage signal from a supply voltage according to a data input signal; and

a feedforward amplifier circuit with an output stage to generate a current signal from the supply voltage according to the voltage signal and to provide the current signal to the output to selectively boost the voltage signal at the output above the supply voltage.

22. The Ethernet network interface circuit of claim 21 , wherein the output stage includes a current mirror circuit to generate the current signal according to a feedforward amplifier output signal generated by a transconductance amplifier of the feedforward circuit.

23. The Ethernet network interface circuit of claim 21 , wherein the output stage is configured to generate the current signal according to the voltage signal and a feedforward gain, and wherein the feedforward gain is greater than unity.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2015
From: SETH, SUMANTRA; RAMACHANDRAN, ASHWIN; GHORPADE, GURURAJ
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 036535/0743 →
Continuity (2)
Provisional Application 62048406 · Sep 10, 2014
Related Publication 20160072735A1 · Mar 10, 2016
Cited By (3)
US 12,255,974 US 12,395,474 US 12,671,752