IP Library › Granted Patent US 10,024,891
Granted Patent B2
US 10,024,891 · App. 14/850,907 · Granted Jul 17, 2018

Metal shunt resistor

Inventors: Dieter Draxelmayr (Villach, AT); Kofi Makinwa (Delft, NL); Saleh Heidary Shalmany (Delft, NL)
Assignee: Infineon Technologies Austria AG
G01R19/32G01K7/01G01R1/20G01R15/146G01R19/00H01L29/73
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,024,891
App. No.
14/850,907
Granted
Jul 17, 2018
Kind
B2
Abstract

In one embodiment, a shunt resistor is provided, comprising two terminals, a semiconductor substrate embodying at least one temperature sensor comprising at least a temperature sensitive element comprising at least one pn-junction, and at least two metal layers above the semiconductor substrate, at least the upper of the metal layer comprising a path that electrically connects the two terminals, whereby the temperature sensor is below and within the periphery of the upper metal layer.

Claims (18)

1. An integrated circuit, comprising:

a semiconductor substrate including at least one temperature sensor comprising at least a temperature sensitive element;

a shunt resistor comprising two terminals and at least two metal layers above the semiconductor substrate, wherein at least an upper metal layer of the at least two metal layers comprises a path that electrically connects the two terminals and a lower metal layer of the at least two metal layers comprises conductors that are connected to terminals of transistors of the temperature sensor, and wherein the temperature sensor is below and within the periphery of the upper metal layer; and

heat conducting elements for improving thermal conductivity from the shunt resistor to the temperature sensing element.

2. The integrated circuit of claim 1 , wherein the lower metal layer comprises further conductors that are electrically connected to the upper metal layer.

3. The integrated circuit of claim 1 , wherein the temperature sensitive element comprises a least one pn-junction.

4. The integrated circuit of claim 3 , wherein the temperature sensitive element comprises a transistor.

5. The integrated current circuit of claim 1 , further comprising an analog-to-digital-converter configured to measure a voltage between terminals of the shunt resistor.

6. The integrated current circuit of claim 5 , wherein the analog-to-digital-converter is further configured to measure a temperature signal output by the at least one temperature sensor.

7. The integrated circuit of claim 1 , wherein the at least two metal layers comprise at least four metal layers.

8. The integrated circuit of claim 7 , further comprising at least one further metal layer comprising a further path that electrically connects the two terminals.

9. The integrated circuit of claim 2 , further comprising at least one further metal layer comprising a further path that electrically connects the two terminals.

10. The integrated circuit of claim 9 , wherein the temperature sensitive element comprises at least one pn-junction.

11. The integrated circuit of claim 2 , wherein the temperature sensitive element comprises at least one pn-junction.

12. An integrated circuit, comprising:

a semiconductor substrate including at least one temperature sensor comprising at least a temperature sensitive element;

a shunt resistor comprising two terminals and at least two metal layers above the semiconductor substrate, wherein at least an upper metal layer of the at least two metal layers comprises a path that electrically connects the two terminals and a lower metal layer of the at least two metal layers comprises conductors that are connected to terminals of transistors of the temperature sensor, and wherein the temperature sensor is below and within the periphery of the upper metal layer; and

at least one further metal layer comprising a further path that electrically connects the two terminals.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2016
From: DRAXELMAYR, DIETER; MAKINWA, KOFI; SHALMANY, SALEH HEIDARY
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 040201/0975 →
Priority Claims (1)
DE 10 2014 013 368 · Sep 9, 2014 · national
Continuity (2)
Related Publication 20170074912A1 · Mar 16, 2017
Related Publication 20170254839A9 · Sep 7, 2017