IP Library Granted Patent US 9,418,875
Granted Patent B2
US 9,418,875 · App. 14/865,189 · Granted Aug 16, 2016

Substrate including a dam for semiconductor package, semiconductor package using the same, and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,418,875
App. No.
14/865,189
Granted
Aug 16, 2016
Kind
B2
Abstract

A substrate for a semiconductor package includes a substrate body having a first surface and a second surface which faces away from the first surface, and formed with at least one bump land on the first surface, and a dam formed and projected over an edge of the first surface of the substrate body, and having an underfill member discharge unit.

Claims (11)

1. A method for manufacturing a semiconductor package, comprising:

preparing a substrate that includes a substrate body which has a first surface and a second surface facing away from the first surface and is formed with at least one bump land on the first surface, and a dam which is formed on the first surface of the substrate body and is projected on an edge of the first surface of the substrate body, and has an underfill member discharge unit,

wherein the at least one bump land is in direct contact with the first surface of the substrate body and the at least one bump land is located within the first surface of the substrate body, and

wherein the underfill member discharge unit is configured to prevent an underfill member from overflowing over the dam;

introducing the underfill member over an inside space that is surrounded by the dam of the first surface of the substrate body;

disposing a semiconductor chip which has a third surface with bumps and a fourth surface facing away from the third surface, in a flip-chip type manner over the substrate over which the underfill member is introduced; and

connecting the bumps of the semiconductor chip with the bump lands,

wherein, in connecting the bumps of the semiconductor chip with the bump lands, the underfill member is discharged through the underfill member discharge unit.

2. The method according to claim 1 , wherein the dam comprises a plurality of dams, and the underfill member discharge unit comprises any one of a plurality of gaps each of which is defined between two adjacent dams or a slit which is defined between two adjacent dams.

3. The method according to claim 1 , wherein the underfill member discharge unit comprises a discharge hole which is defined to penetrate a portion of the dam.

4. The method according to claim 1 , wherein, in the forming of the dam, the dam is formed to be less than a height of the fourth surface and greater than a vertical space between the third surface and the second surface.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2015
From: YANG, SEUNG TAEK
To: SK HYNIX INC.
Reel/Frame 036654/0587 →