IP Library Granted Patent US 9,583,600
Granted Patent B1
US 9,583,600 · App. 14/877,950 · Granted Feb 28, 2017

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,583,600
App. No.
14/877,950
Granted
Feb 28, 2017
Kind
B1
Abstract

A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a fin-shaped structure thereon and shallow trench isolation (STI) around the fin-shaped structure; forming a gate line across the fin-shaped structure and on the STI; performing a first cutting process to remove the part of the gate line directly above the fin-shaped structure and the fin-shaped structure directly under the gate line; and performing a second cutting process to remove part of the gate line on the STI.

Claims (13)

1. A method for fabricating semiconductor device, comprising:

providing a substrate having a fin-shaped structure thereon and shallow trench isolation (STI) around the fin-shaped structure;

forming a gate line across the fin-shaped structure and on the STI;

performing a first cutting process to remove the part of the gate line directly above the fin-shaped structure and the fin-shaped structure directly under the gate line; and

performing a second cutting process to remove part of the gate line on the STI.

2. The method of claim 1 , wherein the gate line comprises:

a high-k dielectric layer;

a work function metal layer on the high-k dielectric layer; and

a low resistance metal layer on the work function layer.

3. The method of claim 1 , further comprising performing the first cutting process and the second cutting process simultaneously.

4. The method of claim 1 , further comprising:

forming a first gate trench on the fin-shaped structure after performing the first cutting process and forming a second gate trench on the STI after forming the second cutting process; and

filling an insulating material into the first gate trench and the second trench for forming a first gate isolation and a second gate isolation.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2015
From: LIN, CHIEN-TING
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 036753/0253 →