IP Library Granted Patent US 9,496,356
Granted Patent B2
US 9,496,356 · App. 14/879,159 · Granted Nov 15, 2016

Under-spacer doping in fin-based semiconductor devices

Inventors: Veeraraghavan S. Basker (Schenectady, NY); Kangguo Cheng (Schenectady, NY); Ali Khakifirooz (Mountain View, CA); Charles W. Koburger, III (Delmar, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L29/42356H01L29/0847H01L29/161H01L29/167H01L29/66545H01L29/66795H01L29/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,496,356
App. No.
14/879,159
Granted
Nov 15, 2016
Kind
B2
Abstract

A fin field effect transistor (FinFET) device and a method of fabricating the FinFET are described. The device includes a fin formed on a substrate, the fin including a channel region of the device and a spacer and a cap formed over a dummy gate line separating a source and drain of the device. The device also includes an epitaxial layer formed over portions of the fin, the epitaxial layer being included between the fin and the spacer.

Claims (13)

1. A fin field effect transistor (FinFET) device, comprising:

a fin formed on a substrate, the fin including a channel region of the device;

a spacer and a cap formed over a dummy gate line separating a source and drain of the device;

an epitaxial layer formed over portions of the fin, the epitaxial layer being included between the fin and the spacer, wherein the epitaxial layer between the fin and the spacer is formed in a stepped arrangement; and

wherein the stepped arrangement is characterized by two or more flat edges that are substantially parallel to the substrate and that are not coplanar.

2. The device according to claim 1 , wherein an extension resistance of the device is based on a first stepped portion within the stepped arrangement of the epitaxial layer.

3. The device according to claim 2 , wherein a parasitic capacitance of the device is based on a second stepped portion within the stepped arrangement of the epitaxial layer.

4. The device according to claim 1 , wherein the epitaxial layer is formed in a diamond shape over the portions of the fin.

5. The device according to claim 1 , wherein the epitaxial layer covers the fin in an extension region of the fin.

6. The device according to claim 1 , wherein the epitaxial layer is formed within a void between the fin and the spacer.

7. The device according to claim 6 , wherein the void is formed by etching a dummy epitaxial layer between the fin and the spacer.

8. The device according to claim 6 , wherein the void is formed by etching a spacing film and an etch stop layer under the spacer between the fin and the spacer.

9. The device according to claim 1 , wherein the epitaxial layer is comprised of silicon germanium doped with boron.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 9, 2015
From: BASKER, VEERARAGHAVAN S.; CHENG, KANGGUO; KHAKIFIROOZ, ALI; KOBURGER, CHARLES W., III
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 036763/0154 →
Continuity (2)
Division 14471573 · Aug 28, 2014
Related Publication 20160064501A1 · Mar 3, 2016