IP Library Granted Patent US 9,443,757
Granted Patent B1
US 9,443,757 · App. 14/940,120 · Granted Sep 13, 2016

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,443,757
App. No.
14/940,120
Granted
Sep 13, 2016
Kind
B1
Abstract

A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a fin-shaped structure thereon; forming an epitaxial layer on the fin-shaped structure; forming a first contact etch stop layer (CESL) on the epitaxial layer; forming a source/drain region in the epitaxial layer; and forming a second CESL on the first CESL.

Claims (16)

1. A semiconductor device, comprising:

a substrate having a fin-shaped structure thereon;

an epitaxial layer on the fin-shaped structure;

a first contact etch stop layer (CESL) on the epitaxial layer and the substrate;

a first cap layer on the first CESL; and

a second contact etch stop layer (CESL) on the first cap layer.

2. The semiconductor device of claim 1 , further comprising:

a shallow trench isolation (STI) around the fin-shaped structure;

a spacer adjacent to the epitaxial layer and the fin-shaped structure; and

the first CESL on the epitaxial layer, the spacer, and the STI.

3. The semiconductor device of claim 1 , wherein the first CESL and the second CESL comprise same material.

4. The semiconductor device of claim 1 , wherein the first CESL and the second CESL comprise SiCN or SiN.

5. The semiconductor device of claim 1 , wherein the first CESL and the second CESL comprise same thickness.

6. The semiconductor device of claim 1 , wherein the first cap layer comprises SiON or SiCON.

7. The semiconductor device of claim 1 , further comprising a second cap layer between the first CESL and the epitaxial layer.

8. The semiconductor device of claim 7 , wherein the second cap layer comprises SiO 2 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2015
From: TSAI, MING-YUEH; FANG, JIA-FENG; CHEN, YI-WEI; JHANG, JING-YIN; LEE, RUNG-YUAN; WENG, CHEN-YI; WU, WEI-JEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 037029/0215 →