IP Library Granted Patent US 10,032,727
Granted Patent B2
US 10,032,727 · App. 14/950,788 · Granted Jul 24, 2018

Electrical package including bimetal lid

Inventors: Keiji Matsumoto (Kanagawa-Ken, JP); Hiroyuki Mori (Shiga-Ken, JP)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L23/562H01L23/04H01L23/145H01L23/3185H01L23/3672H01L23/3675H01L23/373H01L23/3733H01L23/3735H01L23/3736H01L23/42H01L23/49816H01L23/49894H01L24/13H01L24/16H01L24/29H01L24/32H01L24/73H01L24/92H01L2224/0401H01L2224/131H01L2224/13082H01L2224/13147H01L2224/16227H01L2224/2929H01L2224/29191H01L2224/29193H01L2224/29298H01L2224/32225H01L2224/32245H01L2224/73204H01L2224/73253H01L2224/92125H01L2924/10253H01L2924/14H01L2924/15311H01L2924/1659H01L2924/16172H01L2924/16251H01L2924/16747H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,032,727
App. No.
14/950,788
Granted
Jul 24, 2018
Kind
B2
Abstract

Electrical package including bimetal lid. The electrical package includes: an organic substrate; a semiconductor chip electrically connected to electrical pads on a surface of the organic substrate via a plurality of solder balls; and a lid for encapsulating the semiconductor chip on the organic substrate, wherein (i) an inner surface of a central part of the lid is connected to a surface of the semiconductor chip via a first TIM, (ii) an inner surface of an outer part of the lid is hermetically connected to the surface of the organic substrate, and (iii) the lid has a bimetal structure including at least two different metals. A circuit module is also provided.

Claims (16)

1. An electrical package, comprising:

an organic substrate;

a semiconductor chip electrically connected to electrical pads on a surface of the organic substrate via a plurality of solder balls; and

a three-layer lid for encapsulating the semiconductor chip on the organic substrate having a first Copper (Cu) metal layer, a second Copper (Cu) metal layer and a Copper alloy metal layer, wherein the Copper alloy metal is selected from a group consisting of: Chromium Copper (CuCr), Zirconium Copper (ZrCu), and a combination thereof; and wherein the Copper alloy metal layer is sandwiched by the first Copper metal layer and the second Copper metal layer; and

a cooling module formed on the three-layer lid via a second TIM that is thicker than the first TIM;

wherein:

(i) an inner surface of a central part of the first Copper metal layer of the lid is connected to a surface of the semiconductor chip via a first thermal interface material (TIM), wherein the first TIM is not the first Copper metal layer, the Copper alloy metal layer or the second Copper metal layer;

(ii) an inner surface of an outer part of the second Copper metal layer of the lid is hermetically connected to the surface of the organic substrate; and

(iii) the first copper layer and the second copper layer are the same length and width and cover the same area.

2. The electrical package according to claim 1 , wherein the cooling module comprises a heat sink.

3. The electrical package according to claim 1 , wherein the first and the second TIM comprise silicon or polymer resin containing conductive fillers.

4. The electrical package according to claim 1 , further comprising: an underfill formed between the semiconductor chip and the surface of the organic substrate.

5. The electrical package according to claim 1 , wherein the inner surface of the outer part of the second metal layer of the three-layer lid is hermetically connected to the surface of the organic substrate using sealing materials.

6. The electrical package according to claim 1 , wherein the organic substrate comprises a core layer sandwiched by two buildup layers.

7. The electrical package according to claim 6 , wherein the core layer comprises organic materials and a plurality of conductive vias to electrically connect between the two buildup layers.

8. The electrical package according to claim 7 , wherein the buildup layers comprise a plurality of wiring layers and dielectric layers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2016
From: MATSUMOTO, KEIJI; MORI, HIROYUKI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 037670/0620 →
Continuity (1)
Related Publication 20170148745A1 · May 25, 2017