IP Library Granted Patent US 9,876,105
Granted Patent B2
US 9,876,105 · App. 14/952,323 · Granted Jan 23, 2018

Semiconductor device with buried doped region and contact structure

Inventors: Marko Lemke (Dresden, DE); Stefan Tegen (Dresden, DE); Rolf Weis (Dresden, DE)
Assignee: Infineon Technologies Dresden GmbH
H01L29/7813H01L21/823487H01L27/0883H01L29/1095H01L29/41766H01L29/66734H01L29/7809H01L29/407H01L29/7397
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,876,105
App. No.
14/952,323
Granted
Jan 23, 2018
Kind
B2
Abstract

A semiconductor device includes a buried doped region at a first distance to a main surface of a semiconductor body. A contact structure extends from the main surface to the doped region. The contact structure includes a contact layer formed from a metal-semiconductor alloy that directly adjoins the doped region. The contact structure further includes a fill structure formed from a metal or a conductive metal compound. An insulator structure surrounds the contact structure in cross-sections parallel to the main surface.

Claims (37)

1. A semiconductor device, comprising:

a buried doped region at a first distance from a main surface plane in a semiconductor body;

a contact structure extending from the main surface plane to the doped region, wherein the contact structure includes a contact layer directly adjoining the doped region as well as a fill structure, wherein the contact layer is formed from a metal semiconductor alloy and the fill structure comprises a metal or a conductive metal compound; and

an insulator structure surrounding the contact structure in planes parallel to the main surface plane, wherein the insulator structure laterally directly adjoins the contact structure,

wherein the insulator structure vertically extends deeper into the semiconductor body than the contact structure, the depth of the insulator structure and the contact structure being measured from the main surface.

2. The semiconductor device of claim 1 , wherein

the doped region is a buried connection layer connecting source or drain regions of a plurality of transistor cells formed in the semiconductor body.

3. The semiconductor device of claim 1 , further comprising:

a semiconductor fin formed in the semiconductor body in a second distance to the main surface plane and comprising a channel region; and

a first semiconductor column spaced from the main surface plane, directly adjoining the semiconductor fin and comprising the doped region, wherein the doped region forms a first homojunction with the channel region.

4. The semiconductor device of claim 3 , further comprising:

a second semiconductor column directly adjoining the semiconductor fin at a side opposite to the first semiconductor column and including a drain region forming a second homojunction with the channel region.

5. The semiconductor device of claim 4 , wherein

the drain region extends from the main surface plane to the semiconductor fin and includes a drift zone forming the second homojunction and a drain contact zone, wherein a maximum net dopant concentration in the drain contact zone exceeds at least ten times a mean net dopant concentration in the drift zone.

6. The semiconductor device of claim 3 , wherein

a single semiconductor fin is connected to the first semiconductor column and to the second semiconductor column.

7. The semiconductor device of claim 3 , wherein

at least two semiconductor fins connect the first and second semiconductor columns.

8. The semiconductor device of claim 3 , wherein

the first homojunction is a pn junction.

9. The semiconductor device of claim 1 , wherein

the metal semiconductor alloy is a titanium silicide.

10. The semiconductor device of claim 1 , wherein

a width of the contact structure in a direction parallel to the main surface plane is at most 75 nm.

11. The semiconductor device of claim 10 , wherein

a ratio between the first distance and the width of the contact structure is at least 10:1.

12. The semiconductor device of claim 3 , further comprising:

a gate electrode structure directly adjoining the semiconductor fin on opposite sides and comprising a gate electrode and a gate dielectric separating the gate electrode from the semiconductor body.

13. A semiconductor device, comprising:

a semiconductor fin in a semiconductor body at a distance to a main surface plane of the semiconductor body and comprising a channel region;

a first semiconductor column spaced from the main surface plane, directly adjoining the semiconductor fin and including a source region that forms a first homojunction with the channel region;

a contact structure extending from the main surface plane to the first semiconductor column, wherein the contact structure includes a contact layer formed from a metal semiconductor alloy directly adjoining the first semiconductor column as well as a fill structure comprising a metal or a conductive metal compound; and

an insulator structure laterally directly adjoining the contact structure.

14. The semiconductor device of claim 13 , further comprising:

a second semiconductor column directly adjoining the semiconductor fin at a side opposite to the first semiconductor column and comprising a drain region forming a second homojunction with the channel region.

15. The semiconductor device of claim 14 , wherein

the drain region extends from the main surface plane to the semiconductor fin and comprises at least a drift zone forming the second homojunction and a drain contact zone, wherein a maximum net dopant concentration in the drain contact zone is at least ten times as high as a mean net dopant concentration in the drift zone.

Assignments (2)
CHANGE OF NAME Recorded Jun 12, 2024
From: INFINEON TECHNOLOGIES DRESDEN GMBH
To: INFINEON TECHNOLOGIES DRESDEN GMBH & CO. KG
Reel/Frame 067699/0648 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2016
From: LEMKE, MARKO; TEGEN, STEFAN; WEIS, ROLF
To: INFINEON TECHNOLOGIES DRESDEN GMBH
Reel/Frame 037735/0271 →
Priority Claims (1)
DE 10 2014 117 556 · Nov 28, 2014 · national
Continuity (1)
Related Publication 20160155840A1 · Jun 2, 2016