IP Library Granted Patent US 9,905,463
Granted Patent B2
US 9,905,463 · App. 14/970,120 · Granted Feb 27, 2018

Self-aligned low dielectric constant gate cap and a method of forming the same

Inventors: Balasubramanian Pranatharthiharan (Watervliet, NY); Injo Ok (Loudonville, NY); Charan V. V. S. Surisetty (Clifton Park, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L21/76897H01L21/02164H01L21/02203H01L21/31111H01L21/31116H01L29/495H01L29/4916H01L29/4966H01L29/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,905,463
App. No.
14/970,120
Granted
Feb 27, 2018
Kind
B2
Abstract

According to an embodiment of the present invention, self-aligned gate cap, comprises a gate located on a substrate; a gate cap surrounding a side of the gate; a contact region self-aligned to the gate; and a low dielectric constant oxide having a dielectric constant of less than 3.9 located on top of the gate. According to an embodiment of the present invention, a method of forming a self-aligned contact comprises removing at least a portion of an interlayer dielectric layer to expose a top surface of a gate cap located on a substrate; recessing the gate cap to form a recessed area; depositing a low dielectric constant oxide having a dielectric constant of less than 3.9 in the recessed area; and polishing a surface of the low dielectric constant oxide to expose a contact area.

Claims (21)

1. A method of forming a self-aligned contact, comprising:

forming a gate on a substrate;

forming a conductive contact on the substrate and adjacent to the gate;

after forming the conductive contact, removing at least a portion of an interlayer dielectric layer to expose a top surface of a gate cap located on the substrate and on a top surface of the gate;

partially recessing the gate cap to form a recessed area such that the top surface of the gate is not exposed;

depositing a low dielectric constant oxide having a dielectric constant of less than 3.9 on a surface of the partially recessed gate cap in the recessed area; and

polishing a surface of the low dielectric constant oxide to expose a surface of the conductive contact.

2. The method of claim 1 , wherein the removing comprises dry etching the interlayer dielectric layer.

3. The method of claim 1 , wherein the recessing the gate cap comprises a wet recessing step or a dry recessing step.

4. The method of claim 1 , wherein a gate cap layer with a thickness of 1 to 20 nanometers is located on the top surface of the gate.

5. The method of claim 1 , wherein the low dielectric constant oxide has a dielectric constant of 2.8 to 3.5.

6. The method of claim 1 , wherein the low dielectric constant oxide comprises a porous silicon dioxide.

7. The method of claim 1 , wherein the low dielectric constant oxide comprises a doped silicon dioxide.

8. A method of forming a self-aligned contact, comprising:

forming a gate on a substrate;

forming a conductive contact on the substrate and adjacent to the gate;

after forming the conductive contact, removing at least a portion of an interlayer dielectric layer to expose a top surface of a gate cap located on the substrate and on a top surface of the gate;

partially recessing the gate cap to form a partially recessed gate cap in a recessed area, the partially recessed gate gap comprising a thickness of about one to about ten nanometers;

depositing a low dielectric constant oxide on a surface of the partially recessed gate cap in the recessed area; and

polishing a surface of the low dielectric constant oxide to expose a surface of the conductive contact.

9. The method of claim 8 , wherein the low dielectric constant oxide has a dielectric constant of 2.8 to 3.5.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052561/0161 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2015
From: PRANATHARTHIHARAN, BALASUBRAMANIAN; OK, INJO; SURISETTY, CHARAN V.V.S.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 037298/0032 →
Continuity (1)
Related Publication 20170170068A1 · Jun 15, 2017