IP Library Granted Patent US 10,712,789
Granted Patent B2
US 10,712,789 · App. 14/975,356 · Granted Jul 14, 2020

Integrated circuit thermal throttling with workload adapted thermal sensor maximum temperature

Inventor: Ameya Limaye (Chandler, AZ)
Assignee: INTEL CORPORATION
G06F1/206G06F1/203G06F1/324Y02D10/126
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,712,789
App. No.
14/975,356
Granted
Jul 14, 2020
Kind
B2
Abstract

A method and apparatus for integrated circuit (IC) thermal throttling is described. In one embodiment, the apparatus comprises a plurality of thermal sensors, each of the plurality of thermal sensors being located in an area in the IC to record a die temperature at a location in its associated area; and a thermal controller coupled to the plurality of thermal sensors to perform thermal throttling of the IC to reduce the temperature of the IC in response to the die temperature recorded by any one temperature sensors of the plurality of thermal sensors being greater than an individual temperature threshold for said any one temperature sensor, the individual temperature threshold for each temperature sensor being based on a maximum temperature allowed for the area in the IC in which said each thermal sensor is located and power supplied to a plurality of areas of the IC.

Claims (35)

1. An apparatus to control temperature of an integrated circuit (IC), the apparatus comprising:

a plurality of thermal sensors, each of the plurality of thermal sensors being located in an area of a die of the IC to record the die temperature at a location in its associated area; and

a thermal controller coupled to the plurality of thermal sensors to perform thermal throttling of the IC to reduce the temperature of the IC in response to the die temperature recorded by any one temperature sensors of the plurality of thermal sensors being greater than an individual temperature threshold for said any one temperature sensor, the individual temperature threshold for each temperature sensor being based on a maximum temperature allowed for the area of the die in the IC in which said each thermal sensor is located and power supplied to a plurality of areas of the IC, wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and power supplied to the plurality of areas of the IC.

2. The apparatus defined in claim 1 wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and a sum of a product of each power supplied to each area of the plurality of areas and a weighting factor associated with said each power supplied to each area.

3. The apparatus defined in claim 1 further comprising:

a memory to store the individual temperature thresholds for the plurality of sensors; and

an update module coupled to the memory to update the individual temperature threshold for each of the plurality of temperature sensors if the power supplied to one or more areas of the plurality of areas changes.

4. The apparatus defined in claim 3 wherein the update module monitors changes to the power supplied to one or more areas of the plurality of areas changes.

5. The apparatus defined in claim 1 wherein the thermal throttling is operable to cause dynamic frequency scaling to reduce the temperature of the IC.

6. The apparatus defined in claim 1 wherein the thermal throttling comprises clock modulation.

7. A method for controlling temperature of an integrated circuit (IC), the method comprising:

monitoring a plurality of thermal sensors, each of the plurality of thermal sensors being located in an area of a die of the IC to record the die temperature at a location in its associated area; and

performing thermal throttling of the IC to reduce the temperature of the IC in response to the die temperature recorded by any one temperature sensors of the plurality of thermal sensors being greater than an individual temperature threshold for said any one temperature sensor, the individual temperature threshold for each temperature sensor being based on a maximum temperature allowed for the area of the die in the IC in which said each thermal sensor is located and power supplied to a plurality of areas of the IC, wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and power supplied to the plurality of areas of the IC.

8. The method defined in claim 7 wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and a sum of a product of each power supplied to each area of the plurality of areas and a weighting factor associated with said each power supplied to each area.

9. The method defined in claim 7 further comprising:

storing the individual temperature thresholds for the plurality of sensors in memory; and

updating the individual temperature threshold for each of the plurality of temperature sensors if the power supplied to one or more areas of the plurality of areas changes.

10. The method defined in claim 9 wherein updating the individual temperature threshold for each of the plurality of temperature sensors includes monitoring changes to the power supplied to one or more areas of the plurality of areas changes.

11. The method defined in claim 7 wherein the thermal throttling is operable to cause dynamic frequency scaling to reduce the temperature of the IC.

12. The method defined in claim 7 wherein the thermal throttling comprises clock modulation.

13. A computing system comprising:

a memory to store the individual temperature thresholds for the plurality of sensors m memory;

a display coupled to the memory;

a processor coupled to the memory and the display, the processor comprising an integrated circuit (IC) having a die;

a plurality of thermal sensors, each of the plurality of thermal sensors being located in an area of the die of the IC to record the die temperature at a location in its associated area; and

a thermal controller coupled to the plurality of thermal sensors to perform thermal throttling of the IC to reduce the temperature of the IC in response to the die temperature recorded by any one temperature sensors of the plurality of thermal sensors being greater than an individual temperature threshold for said any one temperature sensor, the individual temperature threshold for each temperature sensor being based on a maximum temperature allowed for the area of the die in the IC in which said each thermal sensor is located and power supplied to a plurality of areas of the IC, wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and power supplied to the plurality of areas of the IC.

14. The computing system defined in claim 13 wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and a sum of a product of each power supplied to each area of the plurality of areas and a weighting factor associated with said each power supplied to each area.

15. The computing system defined in claim 13 further comprising: an update module coupled to the processor to update the individual temperature thresholds for each of the plurality of temperature sensors if the power supplied to one or more areas of the plurality of areas changes.

16. The computing system defined in claim 15 wherein the update module monitors changes to the power supplied to one or more areas of the plurality of areas changes.

17. The computing system defined in claim 13 wherein the thermal throttling is operable to cause dynamic frequency scaling to reduce the temperature of the IC.

18. The computing system defined in claim 13 wherein the thermal throttling comprises clock modulation.

19. A non-transitory machine-readable storage medium having instructions that when operated on by the machine cause the machine to perform operations comprising:

receiving recorded die temperatures of an integrated circuit (IC) from a plurality of thermal sensors being monitored, each of the plurality of thermal sensors being located in an area of the die of the IC to record the die temperature at a location in its associated area; and

sending commands to perform thermal throttling of the IC to reduce the temperature of the IC in response to the die temperature recorded by any one temperature sensors of the plurality of thermal sensors being greater than an individual temperature threshold for said any one temperature sensor, the individual temperature threshold for each temperature sensor being based on a maximum temperature allowed for the area of the die in the IC in which said each thermal sensor is located and power supplied to a plurality of areas of the IC, wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and power supplied to the plurality of areas of the IC.

20. The non-transitory machine-readable storage medium defined in claim 19 wherein the individual temperature threshold for each temperature sensor is based on a difference between the maximum temperature allowed for the area in the IC in which said each thermal sensor is located and a sum of a product of each power supplied to each area of the plurality of areas and a weighting factor associated with said each power supplied to each area.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2015
From: LIMAYE, AMEYA
To: INTEL CORPORATION
Reel/Frame 037339/0525 →
Continuity (1)
Related Publication 20170177044A1 · Jun 22, 2017