IP Library Granted Patent US 9,666,494
Granted Patent B2
US 9,666,494 · App. 14/975,987 · Granted May 30, 2017

Method of manufacturing semiconductor device

Inventors: Atsuhiko Suda (Toyama, JP); Kazuyuki Toyoda (Toyama, JP); Toshiyuki Kikuchi (Toyama, JP)
Assignee: Hitachi Kokusai Electric, Inc.
H01L22/12C23C16/24C23C16/56H01L21/3212H01L21/32139
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,666,494
App. No.
14/975,987
Granted
May 30, 2017
Kind
B2
Abstract

The present disclosure provides a technique capable of suppressing a deviation in a characteristic of a semiconductor device. There is provided a technique includes: (a) receiving data representing a thickness distribution of a polished silicon-containing layer on a substrate comprising a convex structure whereon the polished silicon-containing layer is formed; (b) calculating, based on the data, a process data for reducing a difference between a thickness of a portion of the polished silicon-containing layer formed at a center portion of the substrate and that of the polished silicon-containing layer formed at a peripheral portion of the substrate; (c) loading the substrate into a process chamber; (d) supplying a process gas to the substrate; and (e) compensating for the difference based on the process data by activating the process gas with a magnetic field having a predetermined strength on the substrate.

Claims (21)

1. A method of manufacturing a semiconductor device, comprising:

(a) receiving data representing a thickness distribution of a polished silicon-containing layer on a substrate comprising a convex structure whereon the polished silicon-containing layer is formed;

(b) calculating, based on the data, a process data for reducing a difference between a thickness of a portion of the polished silicon-containing layer formed at a center portion of the substrate and that of the polished silicon-containing layer formed at a peripheral portion of the substrate;

(c) loading the substrate into a process chamber;

(d) supplying a process gas to the substrate; and

(e) compensating for the difference based on the process data by activating the process gas with a magnetic field having a predetermined strength on the substrate.

2. The method of clam 1 , wherein a strength of the magnetic field generated at a side of the substrate is adjusted to be greater than that of the magnetic field generated above the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the peripheral portion of the substrate is thinner than that of the polished silicon-containing layer formed at the center portion of the substrate.

3. The method of clam 1 , wherein a high frequency power supplied to a second coil disposed at a side of the substrate is greater than a high frequency power supplied to a first coil disposed above the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the peripheral portion of the substrate is thinner than that of the polished silicon-containing layer formed at the center portion of the substrate.

4. The method of clam 2 , wherein a high frequency power supplied to a second coil disposed at a side of the substrate is greater than a high frequency power supplied to a first coil disposed above the substrate in the step (e).

5. The method of clam 1 , wherein an electric potential applied to the peripheral portion of the substrate is lower than an electric potential applied to the center portion of the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the peripheral portion of the substrate is thinner than that of the polished silicon-containing layer formed at the center portion of the substrate.

6. The method of clam 2 , wherein an electric potential applied to the peripheral portion of the substrate is lower than an electric potential applied to the center portion of the substrate in the step (e).

7. The method of clam 3 , wherein an electric potential applied to the peripheral portion of the substrate is lower than an electric potential applied to the center portion of the substrate in the step (e).

8. The method of clam 1 , wherein a strength of the magnetic field generated above the substrate is adjusted to be greater than that of the magnetic field generated at a side of the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the center portion of the substrate is thinner than that of the polished silicon-containing layer formed at the peripheral portion of the substrate.

9. The method of clam 1 , wherein a high frequency power supplied to a first coil disposed above the substrate is greater than a high frequency power supplied to a second coil disposed at a side of the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the center portion of the substrate is thinner than that of the polished silicon-containing layer formed at the peripheral portion of the substrate.

10. The method of clam 8 , wherein a high frequency power supplied to a first coil disposed above the substrate is greater than a high frequency power supplied to a second coil disposed at a side of the substrate in the step (e).

11. The method of clam 1 , wherein an electric potential applied to the center portion of the substrate is lower than an electric potential applied to the peripheral portion of the substrate in the step (e) when the data indicates the portion of the polished silicon-containing layer formed at the center portion of the substrate is thinner than that of the polished silicon-containing layer formed at the peripheral portion of the substrate.

12. The method of clam 8 , wherein an electric potential applied to the center portion of the substrate is lower than an electric potential applied to the peripheral portion of the substrate in the step (e).

13. The method of clam 1 , wherein the step (d) comprises supplying a silicon-containing gas as the process gas, and the step (e) comprises compensating for the difference by forming a silicon-containing layer on the polished silicon layer.

14. The method of clam 8 , wherein the step (d) comprises supplying a silicon-containing gas as the process gas, and the step (e) comprises compensating for the difference by forming a silicon-containing layer on the polished silicon layer.

15. The method of clam 1 , wherein the convex structure is disposed on a portion of the substrate.

16. The method of clam 8 , wherein the convex structure is disposed on a portion of the substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2018
From: HITACHI KOKUSAI ELECTRIC INC.
To: KOKUSAI ELECTRIC CORPORATION
Reel/Frame 047995/0490 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2015
From: SUDA, ATSUHIKO; TOYODA, KAZUYUKI; KIKUCHI, TOSHIYUKI
To: HITACHI KOKUSAI ELECTRIC INC.
Reel/Frame 037347/0060 →
Priority Claims (1)
JP 2015-071085 · Mar 31, 2015 · national
Continuity (1)
Related Publication 20160293498A1 · Oct 6, 2016