IP Library Granted Patent US 10,343,896
Granted Patent B2
US 10,343,896 · App. 14/977,481 · Granted Jul 9, 2019

Method and device of MEMS process control monitoring and packaged MEMS with different cavity pressures

Inventor: Te-Hsi “Terrence” Lee (San Jose, CA)
Assignee: mCube, Inc.
B81B7/0041B81B7/02B81C1/00198B81C1/00269B81C1/00293B81C99/004B81B2201/0235B81B2201/0242
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,343,896
App. No.
14/977,481
Granted
Jul 9, 2019
Kind
B2
Abstract

A method for fabricating an integrated MEMS device and the resulting structure therefore. A control process monitor comprising a MEMS membrane cover can be provided within an integrated CMOS-MEMS package to monitor package leaking or outgassing. The MEMS membrane cover can separate an upper cavity region subject to leaking from a lower cavity subject to outgassing. Differential changes in pressure between these cavities can be detecting by monitoring the deflection of the membrane cover via a plurality of displacement sensors. An integrated MEMS device can be fabricated with a first and second MEMS device configured with a first and second MEMS cavity, respectively. The separate cavities can be formed via etching a capping structure to configure each cavity with a separate cavity volume. By utilizing an outgassing characteristic of a CMOS layer within the integrated MEMS device, the first and second MEMS cavities can be configured with different cavity pressures.

Claims (35)

1. A method for forming a process control monitor comprising:

receiving a semiconductor substrate having a plurality of CMOS devices formed thereon, wherein the semiconductor substrate includes an upper surface;

forming a membrane cover upon at least a portion of the semiconductor substrate, wherein the membrane cover includes an upper surface and a lower surface, wherein the lower surface of the membrane cover and a portion of the upper surface of the semiconductor substrate enable definition of a lower volumetric cavity;

coupling a capping structure to the membrane cover at a bonding interface on the membrane cover, wherein the capping structure includes a lower surface, wherein the upper surface of the membrane cover and lower surface of the capping structure enable definition of an upper volumetric cavity;

wherein the upper volumetric cavity and the lower volumetric cavity are separated by the membrane cover, the membrane cover is configured to make a displacement towards the lower volumetric cavity as a result of leakage from the bonding interface, and the membrane cover is configured to make a displacement towards the upper volumetric cavity as a result from outgassing from the upper surface of the semiconductor substrate; and

forming one or more displacement sensors adjacent to the membrane cover, wherein the one or more displacement sensors are configured to determine a displacement of the membrane cover towards the upper volumetric cavity or towards the lower volumetric cavity as a result of outgassing from the upper surface of the semiconductor substrate or leakage from the bonding interface.

2. The method of claim 1 wherein an initial gas pressure of the lower volumetric cavity and an initial gas pressure of the upper volumetric cavity are substantially similar.

3. The method of claim 1 wherein the one or more displacement sensors comprise capacitors.

4. The method of claim 1 further comprising:

prior to the forming of the membrane cover, forming sidewall structures upon the semiconductor substrate;

wherein the sidewall structures enable definition of the lower volumetric cavity.

5. The method of claim 1 further comprising:

forming a capping structure from another semiconductor substrate, wherein the capping structure comprises a plurality of sidewall structures upon the other semiconductor substrate, wherein the sidewall structures enable definition of the upper volumetric cavity.

6. The method of claim 1 wherein the forming of the membrane cover comprises forming the membrane cover upon a portion of the semiconductor substrate within a first low pressure environment.

7. The method of claim 6

wherein the coupling of the capping structure comprises coupling the capping structure to the membrane cover within a second low pressure environment; and

wherein the first low pressure environment and the second low pressure environment are substantially similar.

8. The method of claim 6 wherein the first low pressure environment is approximately a vacuum.

9. The method of claim 1 wherein the upper volumetric cavity and the lower volumetric cavity have dissimilar volumes.

10. A method for monitoring MEMS (Micro Electro Mechanical System) device fabrication processes comprising:

receiving a semiconductor substrate having a plurality of CMOS devices formed thereon, wherein the semiconductor substrate includes an upper surface;

forming a membrane cover upon at least a portion of the semiconductor substrate, wherein the membrane cover includes an upper surface and a lower surface, wherein the lower surface of the membrane cover and a portion of the upper surface of the semiconductor substrate enable definition of a lower volumetric cavity; and

coupling a capping structure to the membrane cover at a bonding interface on the membrane cover, wherein the capping structure includes a lower surface, wherein the upper surface of the membrane cover and the lower surface of the capping structure enable definition of an upper volumetric cavity;

wherein the upper volumetric cavity and the lower volumetric cavity are separated by the membrane cover, wherein the membrane cover is configured to make a displacement towards the lower volumetric cavity as a result of leakage from the bonding interface, and the membrane cover is configured to make a displacement towards the upper volumetric cavity as a result from outgassing from the upper surface of the semiconductor substrate.

11. The method of claim 10 wherein an initial gas pressure of the lower volumetric cavity and an initial gas pressure of the upper volumetric cavity are substantially similar.

12. The method of claim 10 wherein a change in pressure in the upper volumetric cavity with respect to changes in pressure in the lower volumetric cavity are determined by a plurality of displacement sensors adjacent to the membrane cover.

13. The method of claim 10 wherein the semiconductor substrate comprises sidewall structures, and wherein the sidewall structures enable definition of the lower volumetric cavity.

14. The method of claim 10 wherein the capping structure comprises a plurality of sidewall structures, wherein the plurality of sidewall structures enable definition of the upper volumetric cavity.

15. The method of claim 10 wherein the upper volumetric cavity is initially associated with a first low pressure environment.

16. The method of claim 15

wherein the lower volumetric cavity is initially associated with a second low pressure environment; and

wherein the first low pressure environment and the second low pressure environment are substantially similar.

17. The method of claim 15 wherein the first low pressure environment is approximately a vacuum.

18. The method of claim 10 wherein the upper volumetric cavity and the lower volumetric cavity have dissimilar volumes.

19. The method of claim 10 further comprising reporting a change in pressure, wherein the reporting of change in pressure comprises outputting a change in capacitance value.

Assignments (4)
PARTIAL TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS AT REEL/FRAME NO. 61948/0764 Recorded May 2, 2025
From: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS AGENT
To: MOVELLA INC.
Reel/Frame 071161/0930 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Nov 15, 2022
From: MOVELLA INC.
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS AGENT
Reel/Frame 061948/0764 →
RELEASE OF SECURITY INTEREST Recorded Nov 14, 2022
From: SILICON VALLEY BANK
To: MOVELLA INC. (FORMERLY KNOWN AS MCUBE, INC.)
Reel/Frame 061763/0864 →
SECURITY INTEREST Recorded Mar 2, 2022
From: MOVELLA INC. (FKA MCUBE, INC.)
To: SILICON VALLEY BANK
Reel/Frame 059147/0471 →
Continuity (3)
Division 14521441 · Oct 22, 2014
Provisional Application 61894910 · Oct 23, 2013
Related Publication 20160107883A1 · Apr 21, 2016