IP Library › Granted Patent US 9,893,060
Granted Patent B2
US 9,893,060 · App. 14/987,294 · Granted Feb 13, 2018

Semiconductor device and manufacturing method thereof

Inventors: Che-Cheng Chang (New Taipei, TW); Chih-Han Lin (Hsinchu, TW); Horng-Huei Tseng (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L27/0886H01L21/823431H01L21/823437H01L29/4238H01L29/6656H01L29/66545
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,893,060
App. No.
14/987,294
Granted
Feb 13, 2018
Kind
B2
Abstract

A semiconductor device includes a substrate, a core device, and an input/output (I/O) device. The core device is disposed on the substrate. The core device includes a first gate electrode having a bottom surface and at least one sidewall. The bottom surface of the first gate electrode and the sidewall of the first gate electrode intersect to form a first interior angle. The I/O device is disposed on the substrate. The I/O device includes a second gate electrode having a bottom surface and at least one sidewall. The bottom surface of the second gate electrode and the sidewall of the second gate electrode intersect to form a second interior angle greater than the first interior angle of the first gate electrode.

Claims (33)

1. A semiconductor device comprising:

a substrate;

a core device disposed on the substrate, wherein the core device comprises a first gate electrode having a bottom surface and at least one sidewall, the bottom surface of the first gate electrode and the sidewall of the first gate electrode intersect to form a first interior angle, and the core device further comprises a semiconductor fin disposed between the first gate electrode and the substrate; and

an input/output (I/O) device disposed on the substrate, wherein the I/O device comprises a second gate electrode having a bottom surface and at least one sidewall, the bottom surface of the second gate electrode and the sidewall of the second gate electrode intersect to form a second interior angle greater than the first interior angle of the first gate electrode, wherein the first interior angle of the first gate electrode is an obtuse angle.

2. The semiconductor device of claim 1 , wherein the second interior angle of the second gate electrode is an acute angle.

3. The semiconductor device of claim 1 , wherein the second interior angle of the second gate electrode is a substantially right angle.

4. The semiconductor device of claim 1 , wherein the I/O device further comprises:

a semiconductor fin disposed between the second gate electrode and the substrate.

5. A semiconductor device comprising:

a substrate;

a core device disposed on the substrate, wherein the core device comprises a first gate electrode, the first gate electrode comprises a top portion and a bottom portion disposed between the top portion and the substrate, the top portion has a first top width, and the bottom portion has a first bottom width; and

an input/output (I/O) device disposed on the substrate, wherein the I/O device comprises a second gate electrode, the second gate electrode comprises a top portion and a bottom portion disposed between the top portion and the substrate, the top portion has a second top width, the bottom portion has a second bottom width, the first top width of the top portion of the first gate electrode is less than the second top width of the top portion of the second gate electrode, and the first gate electrode and the second gate electrode substantially satisfy:

(Wb 1 −Wt 1 )>(Wb 2 −Wt 2 ), wherein Wb 1 is the first bottom width of the bottom portion of the first gate electrode, Wt 1 is the first top width of the top portion of the first gate electrode, Wb 2 is the second bottom width of the bottom portion of the second gate electrode, and Wt 2 is the second top width of the top portion of the second gate electrode.

6. The semiconductor device of claim 5 , wherein the first bottom width of the bottom portion of the first gate electrode is substantially equal to the first top width of the top portion of the first gate electrode.

7. The semiconductor device of claim 5 , wherein the first bottom width of the bottom portion of the first gate electrode is less than the first top width of the top portion of the first gate electrode.

8. The semiconductor device of claim 5 , wherein the first bottom width of the bottom portion of the first gate electrode is greater than the first top width of the top portion of the first gate electrode.

9. The semiconductor device of claim 5 , wherein the second bottom width of the bottom portion of the second gate electrode is substantially equal to the second top width of the top portion of the second gate electrode.

10. The semiconductor device of claim 5 , wherein the second bottom width of the bottom portion of the second gate electrode is less than the second top width of the top portion of the second gate electrode.

11. A semiconductor device, comprising:

a substrate;

a core device disposed on the substrate, wherein the core device comprises a first gate electrode, the first gate electrode comprises a top portion and a bottom portion disposed between the top portion of the first gate electrode and the substrate, the top portion of the first gate electrode has a first top width, the bottom portion of the first gate electrode has a bottom surface and at least one sidewall, and the bottom surface of the bottom portion of the first gate electrode and the sidewall of the bottom portion of the first gate electrode intersect to form a first interior angle; and

an input/output (I/O) device disposed on the substrate, wherein the I/O device comprises a second gate electrode, the second gate electrode comprises a top portion and a bottom portion disposed between the top portion of the second gate electrode and the substrate, the top portion of the second gate electrode has a second top width greater than the first top width, the bottom portion of the second gate electrode has a bottom surface and at least one sidewall, and the bottom surface of the bottom portion of the second gate electrode and the sidewall of the bottom portion of the second gate electrode intersect to form a second interior angle different from the first interior angle.

12. The semiconductor device of claim 11 , wherein the core device further comprises a semiconductor fin disposed between the first gate electrode and the substrate.

13. The semiconductor device of claim 11 , wherein the first interior angle is an obtuse angle, and the second interior angle is a substantially right angle.

14. The semiconductor device of claim 11 , wherein the first interior angle is a substantially right angle, and the second interior angle is an acute angle.

15. The semiconductor device of claim 11 , wherein both the first interior angle and the second interior angle are acute angles.

16. The semiconductor device of claim 5 , wherein the core device further comprises:

a semiconductor fin disposed between the first gate electrode and the substrate.

17. The semiconductor device of claim 5 , wherein the I/O device further comprises:

a semiconductor fin disposed between the second gate electrode and the substrate.

18. The semiconductor device of claim 11 , wherein the I/O device further comprises a semiconductor fin disposed between the second gate electrode and the substrate.

19. The semiconductor device of claim 1 , wherein a width of a top portion of the second gate electrode is greater than a width of a top portion of the first gate electrode.

20. The semiconductor device of claim 1 , wherein the second interior angle of the second gate electrode is obtuse.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2016
From: CHANG, CHE-CHENG; LIN, CHIH-HAN; TSENG, HORNG-HUEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 037417/0268 →
Continuity (2)
Provisional Application 62269005 · Dec 17, 2015
Related Publication 20170179117A1 · Jun 22, 2017