IP Library Granted Patent US 9,495,105
Granted Patent B2
US 9,495,105 · App. 14/989,965 · Granted Nov 15, 2016

System managing a plurality of flash memory devices

Inventors: Shuji Nakamura (Kanagawa, JP); Kazuhisa Fujimoto (Tokyo, JP); Akira Fujibayashi (Kanagawa, JP)
Assignee: Hitachi, Ltd.
G06F3/061G06F3/067G06F3/0626G06F3/0649G06F3/0658G06F3/0685G06F3/0688G06F3/0689G06F12/0246G06F12/0802G06F12/0866G11C16/10G11C16/26G06F2212/1044G06F2212/2022G06F2212/263G06F2212/314G06F2212/60G06F2212/7211Y02B60/1225
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,495,105
App. No.
14/989,965
Granted
Nov 15, 2016
Kind
B2
Abstract

A system includes a plurality of flash memory devices, a processor configured to control read/write requests, and a cache memory configured to store data temporarily. The processor is configured to, according to a read request for first data from a read/write data source, when the first data is not stored within the cache memory, transfer the first data requested by the read request from one of the plurality of flash memory devices to the read/write data source without storing the first data in the cache memory, and according to a write request from the read/write data source, store second data requested by the write request in the cache memory

Claims (31)

1. A system comprising:

a plurality of flash memory devices; and

a processor configured to control read/write requests,

a cache memory configured to store data temporarily,

wherein the processor is configured to:

according to a read request for first data from a read/write request source, when the first data is not stored within the cache memory, transfer the first data requested by the read request from one of the plurality of flash memory devices to the read/write request source without storing the first data in the cache memory, and

according to a write request from the read/write request source, store second data requested by the write request in the cache memory.

2. A system according to claim 1 ,

wherein the read/write request source is a computer coupled to the system.

3. A system according to claim 1 ,

wherein each of the plurality of flash memory devices includes a plurality of flash memory chips, and

wherein a wear leveling process is performed in the each of the plurality of flash memory devices.

4. A system according to claim 1 ,

wherein the plurality of flash memory devices is configured as a RAID (Redundant Array of Independent Disks) group.

5. A system according to claim 1 ,

wherein the cache memory is a volatile memory.

6. A system comprising:

a processor configured to manage storage regions based on a plurality of flash memory devices,

a cache memory configured to store data temporarily,

wherein the processor is configured to:

according to a read request for first data from a read/write request source, when the first data is not stored within the cache memory, transfer the first data requested by the read request from the storage regions based on the plurality of flash memory devices to the read/write request source without storing the first data in the cache memory, and

according to a write request from the read/write request source, store second data requested by the write request in the cache memory.

7. A system according to claim 6 ,

wherein the read/write request source is a computer coupled to the system.

8. A system according to claim 6 ,

wherein each of the plurality of flash memory devices includes a plurality of flash memory chips, and

wherein a wear leveling process is performed in the each of the plurality of flash memory devices.

9. A system according to claim 6 ,

wherein the plurality of flash memory devices is configured as a RAID (Redundant Array of Independent Disks) group.

10. A system according to claim 6 ,

wherein the cache memory is a volatile memory.

Assignments (1)
COMPANY SPLIT Recorded Aug 20, 2024
From: HITACHI, LTD.
To: HITACHI VANTARA, LTD.
Reel/Frame 069518/0761 →
Priority Claims (1)
JP 2005-252989 · Sep 1, 2005 · national
Continuity (5)
Continuation 14098575 · Dec 6, 2013
Continuation 13688447 · Nov 29, 2012
Continuation 12250694 · Oct 14, 2008
Continuation 11247161 · Oct 12, 2005
Related Publication 20160179380A1 · Jun 23, 2016