IP Library Granted Patent US 9,799,731
Granted Patent B2
US 9,799,731 · App. 15/004,872 · Granted Oct 24, 2017

Multi-level inverters using sequenced drive of double-base bidirectional bipolar transistors

Inventor: William C. Alexander (Spicewood, TX)
Assignee: Ideal Power, Inc.
H01L29/1004H01L29/0619H01L29/0804H01L29/0817H01L29/0821H01L29/16H01L29/1604H01L29/41708H01L29/42304H01L29/73H01L29/732H01L29/7375H01L29/7393H01L29/7395H01L29/747H02M3/1582H02M7/487H03K17/60H03K17/66
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,799,731
App. No.
15/004,872
Granted
Oct 24, 2017
Kind
B2
Abstract

Power is inverted using double-base-contact bidirectional bipolar transistors in a three-level-inverter topology. The transistors not only switch to synthesize a PWM approximation of the desired AC waveform, but also have transient phases of diode conduction before each full turn-on or turn-off.

Claims (24)

1. A method of inverting power, comprising the actions of:

a) providing a neutral line, and hot lines which are respectively positive and negative with reference to the neutral line; and

b) operating bidirectional dual-base-contact transistors to selectably connect each output line to the neutral line or to one of the hot lines, to thereby synthesize an AC waveform on each output line;

wherein step b operates the transistors as diodes before full turn-on and before full turn-off, and also flows base current, at full turn-on, to lower the voltage drop across each said transistor.

2. The method of claim 1 , wherein the providing step generates the neutral line from two of the hot lines.

3. The method of claim 1 , wherein step b, for each of the transistors operated thereby, flows base current, at turn-on, through a base contact which is nearest whichever side of the respective transistor is instantaneously operating as a collector, as determined by an external voltage polarity.

4. The method of claim 1 , wherein each of the transistors is npn.

5. The method of claim 1 , wherein each of the transistors is built in silicon carbide.

6. The method of claim 1 , wherein each of the transistors is a three-layer four-terminal device.

7. A power inverter, comprising:

a neutral line, and hot lines which are respectively positive and negative with reference to the neutral line;

a plurality of output lines, and a plurality of bidirectional dual-base-contact transistors each connected between one of the output lines and one of the neutral and hot lines; and

control circuitry which operates the transistors to selectably connect each output line to the neutral line or to one of the hot lines at various times, to thereby synthesize an AC waveform on each output line.

8. The inverter of claim 7 , wherein the neutral line is generated from two of the hot lines.

9. The inverter of claim 7 , wherein each of the transistors is npn.

10. The inverter of claim 7 , wherein each of the transistors is built in silicon carbide.

11. The inverter of claim 7 , wherein each of the transistors is a three-layer four-terminal device.

12. A power inverter which operates from positive, negative, and neutral lines, comprising:

a plurality of output lines, and a plurality of bidirectional dual-base-contact bipolar transistors each connected between one of the output lines and one of the positive, negative, and neutral lines; and

control circuitry which operates the transistors to selectably connect each output line, at chosen times, to one of the positive, negative, and neutral lines, to thereby synthesize an AC waveform on each output line.

13. The inverter of claim 12 , wherein the neutral line is generated by averaging the positive and negative lines.

14. The inverter of claim 12 , wherein each of the transistors is npn.

15. The inverter of claim 12 , wherein each of the transistors is built in silicon carbide.

16. The inverter of claim 12 , wherein each of the transistors is a three-layer four-terminal device.

Continuity (22)
Continuation In Part 14792262 · Jul 6, 2015
Continuation 14735782 · Jun 10, 2015
Continuation 14514988 · Oct 15, 2014
Continuation 14313960 · Jun 24, 2014
Continuation 15004872
Continuation In Part 14992971 · Jan 11, 2016
Provisional Application 62107250 · Jan 23, 2015
Provisional Application 61838578 · Jun 24, 2013
Provisional Application 61841624 · Jul 1, 2013
Provisional Application 61914491 · Dec 11, 2013
Provisional Application 61914538 · Dec 11, 2013
Provisional Application 61924884 · Jan 8, 2014
Provisional Application 61925311 · Jan 9, 2014
Provisional Application 61928133 · Jan 16, 2014
Provisional Application 61928644 · Jan 17, 2014
Provisional Application 61929731 · Jan 21, 2014
Provisional Application 61929874 · Jan 21, 2014
Provisional Application 61933442 · Jan 30, 2014
Provisional Application 62007004 · Jun 3, 2014
Provisional Application 62008275 · Jun 5, 2014
Provisional Application 62101498 · Jan 9, 2015
Related Publication 20160285388A1 · Sep 29, 2016