IP Library Granted Patent US 9,793,470
Granted Patent B2
US 9,793,470 · App. 15/013,950 · Granted Oct 17, 2017

Magnetoresistive stack/structure and method of manufacturing same

Inventors: Sarin A. Deshpande (Chandler, AZ); Kerry Joseph Nagel (Scottsdale, AZ); Chaitanya Mudivarthi (Sunnyvale, CA); Sanjeev Aggarwal (Scottsdale, AZ)
Assignee: Everspin Technologies, Inc.
H01L43/12H01L43/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,793,470
App. No.
15/013,950
Granted
Oct 17, 2017
Kind
B2
Abstract

A method of manufacturing a magnetoresistive stack/structure comprising etching through a second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of a dielectric layer; depositing a first encapsulation layer on the sidewalls of the second magnetic region and over the dielectric layer; etching (i) the first encapsulation layer which is disposed over the exposed surface of the dielectric layer and (ii) re-deposited material disposed on the dielectric layer, wherein, thereafter a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region. The method further includes depositing a second encapsulation layer: (i) on the first encapsulation layer disposed on the sidewalls of the second magnetic region and (ii) over the exposed surface of the dielectric layer; and etching the remaining layers of the stack/structure (via one or more etch processes).

Claims (40)

1. A method of manufacturing a magnetoresistive stack/structure from: (i) a first magnetic region including one or more layers of magnetic material, (ii) a dielectric layer disposed over the first magnetic region, (iii) a second magnetic region including one or more layers of magnetic material, wherein the second magnetic region is disposed over the dielectric layer, the method comprising:

etching through the second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of the dielectric layer;

depositing a first encapsulation layer on the sidewalls of the second magnetic region and over the exposed surface of the dielectric layer;

etching (i) the first encapsulation layer which is disposed over the exposed surface of the dielectric layer using a first etch process and (ii) re-deposited material disposed on the surface of the dielectric layer using a second etch process, wherein, after etching the first encapsulation layer and the re-deposited material, a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region;

depositing a second encapsulation layer: (i) on the first encapsulation layer which is disposed on the sidewalls of the second magnetic region and (ii) over the exposed surface of the dielectric layer;

etching (i) the second encapsulation layer which is disposed over the exposed surface of the dielectric layer and (ii) through the exposed surface of dielectric layer to form a tunnel barrier and provide sidewalls thereof; and

etching the first magnetic region to provide sidewalls thereof after etching through the exposed surface of dielectric layer.

2. The method of claim 1 wherein

the second etch process is a physical etch.

3. The method of claim 2 wherein the first etch process is a reactive ion etch.

4. The method of claim 2 wherein the second etch process is a sputter etch or an ion milling etch.

5. The method of claim 2 wherein:

the first etch process is a reactive ion etch; and

the second etch process is a sputter etch or an ion milling etch.

6. The method of claim 1 wherein the first encapsulation layer is: (i) an aluminum oxide and/or an aluminum nitride having a thickness of between 0.5 and 50 Angstroms, or (ii) a silicon oxide, a silicon nitride and/or a TEOS having a thickness of between 50 and 300 Angstroms.

7. The method of claim 1 wherein:

the material of the first encapsulation layer is different from the material of the second encapsulation layer.

8. A method of manufacturing a magnetoresistive stack/structure from: (i) a first magnetic region including one or more layers of magnetic material, (ii) a dielectric layer disposed over the first magnetic region, (iii) a second magnetic region including one or more layers of magnetic material, wherein the second magnetic region is disposed over the dielectric layer, the method comprising:

etching through the second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of the dielectric layer;

depositing a first encapsulation layer on the sidewalls of the second magnetic region and on re-deposited material that is disposed on portions of the exposed surface of the dielectric layer, wherein the re-deposited material includes one or more magnetic materials of the second magnetic region;

etching (i) the first encapsulation layer which is disposed over the exposed surface of the dielectric layer using a first etch process and (ii) the re-deposited material disposed on the surface of the dielectric layer using a second etch process, wherein, after etching the first encapsulation layer and the re-deposited material, a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region;

depositing a second encapsulation layer: (i) on the first encapsulation layer which is disposed on the sidewalls of the second magnetic region and (ii) over the exposed surface of the dielectric layer;

etching (i) the second encapsulation layer which is disposed over the exposed surface of the dielectric layer and (ii) through the exposed surface of dielectric layer to form a tunnel barrier and provide sidewalls thereof; and

etching the first magnetic region to provide sidewalls thereof after etching through the exposed surface of dielectric layer.

9. The method of claim 8 wherein the second etch process includes

a sputter etch or an ion milling etch.

10. The method of claim 9 wherein the first etch process is a reactive ion etch.

11. The method of claim 8 wherein the first encapsulation layer is: (i) an aluminum oxide and/or an aluminum nitride having a thickness of between 0.5 and 50 Angstroms, or (ii) a silicon oxide, a silicon nitride and/or a TEOS having a thickness of between 50 and 300 Angstroms.

12. The method of claim 8 wherein the first etch process is a reactive ion etch.

13. The method of claim 12 wherein etching the second encapsulation layer includes etching the second encapsulation layer using the first etch process.

14. The method of claim 8 wherein the second etch process is a physical etch.

15. The method of claim 8 wherein:

the material of the first encapsulation layer is different from the material of the second encapsulation layer.

16. The method of claim 8 wherein the second encapsulation layer includes an aluminum oxide, a silicon oxide, a silicon nitride, a TEOS, or an aluminum nitride.

17. The method of claim 1 wherein the second encapsulation layer is: (i) an aluminum oxide and/or an aluminum nitride having a thickness of between 0.5 and 50 Angstroms, or (ii) a silicon oxide, a silicon nitride and/or a TEOS having a thickness of between 50 and 300 Angstroms.

18. The method of claim 1 wherein the second encapsulation layer includes an aluminum oxide, a silicon oxide, a silicon nitride, a TEOS, or an aluminum nitride.

19. The method of claim 18 wherein the first encapsulation layer includes an aluminum oxide, a silicon oxide, a silicon nitride, a TEOS, or an aluminum nitride.

20. The method of claim 1 wherein:

the second etch process is a physical etch, and

etching the second encapsulation layer includes etching the second encapsulation layer using the first etch process.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: DESHPANDE, SARIN A.; NAGEL, KERRY JOSEPH; MUDIVARTHI, CHAITANYA; AGGARWAL, SANJEEV
To: EVERSPIN TECHNOLOGIES, INC.
Reel/Frame 037781/0264 →
Continuity (3)
Provisional Application 62111976 · Feb 4, 2015
Provisional Application 62249196 · Oct 31, 2015
Related Publication 20160225981A1 · Aug 4, 2016